My Inquiry
My Account
Texas Instruments TPS65631DPDR
- Part No.:
- TPS65631DPDR
- Manufacturer:
- Texas Instruments
- Category:
- Special Purpose Regulators
- Package:
- 12-WFDFN Exposed Pad
- Datasheet:
-
TPS65631DPDR.pdf
- Description:
- IC REG AMOLED DISPL 2OUT 12WSON
- Quantity:
- Payment:
- Shipping:
Inventory:2,328
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS65631DPDR from Texas Instruments is a dual-output AMOLED display power supply IC integrating a fixed 4.6-V boost converter and a digitally programmable inverting buck-boost converter delivering –1.4 V to –4.4 V (default –4.0 V), supporting up to 300 mA per rail with 0.5% VPOS accuracy over –40°C to 85°C. It targets battery-powered smartphones and portable displays requiring tightly regulated bipolar supplies.
For engineers reviewing the TPS65631DPDR datasheet, TPS65631DPDR pinout, TPS65631DPDR application, or TPS65631DPDR equivalent, key selection criteria include its dual-rail programmability via CTRL pin, CT-controlled VNEG transition timing, integrated short-circuit and thermal protection, and QFN-12 package compatibility with space-constrained mobile designs.
Technical Context
The TPS65631DPDR implements two independent switching regulators: a fixed-frequency current-mode boost converter for VPOS and a constant-off-time peak-current-mode inverting buck-boost converter for VNEG. Both operate at 1.7 MHz nominal switching frequency and share input voltage range (2.9 V–4.5 V) but use separate power paths-PVIN for the inverting stage and AVIN for analog circuitry.
Its digital programming interface uses edge-counting on the CTRL pin to select VNEG output voltage across 32 discrete levels, while the CT pin enables external capacitor-based control of VNEG ramp time (e.g., 30 ms to 70% with 100 nF). Soft-start sequencing initiates VPOS first, followed by VNEG after 10 ms.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.9 V to 4.5 V - supports single-cell Li-ion battery operation across full discharge curve. |
| VPOS Output | Fixed 4.6 V ±0.5% (25°C–85°C) - high-accuracy rail for AMOLED anode bias with dedicated FBS sense pin. |
| VNEG Output | Digitally programmable –1.4 V to –4.4 V (default –4.0 V) - enables dynamic contrast optimization in OLED panels. |
| Max Output Current | 300 mA per rail - sufficient for medium-size AMOLED displays (e.g., 5–6 inch smartphone panels). |
| Switching Frequency | 1.7 MHz - allows compact 4.7 µH inductors and minimizes EMI in RF-sensitive handheld devices. |
| Protection Features | Short-circuit detection (3 ms response), thermal shutdown (145°C), undervoltage lockout (2.1 V/2.4 V hysteresis). |
| Package | 3.0 mm × 3.0 mm, 12-pin QFN with exposed thermal pad - optimized for thermal dissipation in thin mobile PCBs. |
Pinout & Package
TPS65631DPDR is housed in a 3.00-mm × 3.00-mm, 12-pin QFN package (DPD) with an exposed thermal pad connected internally to AGND and PGND. The package supports reflow soldering and requires thermal vias under the pad for reliable junction temperature management in continuous 300-mA operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SWP (Pin 1) | Boost converter switch node | Connects to external inductor L1; carries high di/dt switching current - must be routed short and wide on top layer. |
| PGND (Pin 2) | Power ground (boost side) | Return path for boost converter power stage; separate from AGND/GND to minimize noise coupling. |
| OUTP (Pin 3) | Boost rectifier output | Delivers regulated VPOS; connects directly to C2 (10 µF) and optionally to FBS for precision sensing. |
| FBS (Pin 4) | Boost feedback sense | Enables ±0.5% VPOS accuracy when tied to C2's positive terminal - bypasses OUTP sensing path. |
| AGND (Pin 5) | Analog ground reference | Reference for internal comparators, DAC, and CTRL logic; ties to thermal pad and system AGND plane. |
| GND (Pin 6) | Digital ground | Logic ground for CTRL/CT interface; may be left floating without affecting regulation performance. |
| CTRL (Pin 7) | Enable + VNEG programming | Edge-triggered digital interface: rising edges program VNEG (0–31 pulses); high = enable, low = shutdown. |
| CT (Pin 8) | VNEG transition timing control | Connects to external capacitor (e.g., 100 nF) to set VNEG ramp time (τ = RCT × CCT, RCT ≈ 300 kΩ). |
| OUTN (Pin 9) | Inverting buck-boost rectifier output | Delivers regulated VNEG; connects to C3 (2×10 µF) and load - polarity inverted relative to input. |
| SWN (Pin 10) | Inverting buck-boost switch node | Connects to external inductor L2; high-side switch node with 200 mΩ typical rDS(ON). |
| AVIN (Pin 11) | Analog supply input | Powers internal bandgap, comparators, and control logic; decoupled with C4 (100 nF) near pin. |
| PVIN (Pin 12) | Inverting buck-boost input | Input supply for inverting stage only; shares VI range but electrically isolated from boost input path. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent regulation | Simultaneous 4.6-V positive and programmable negative rail eliminates need for external charge pumps or discrete inverters. |
| Digital VNEG programming | 32-step adjustment via CTRL pin rising edges enables firmware-driven contrast tuning without hardware changes. |
| CT-controlled transition timing | External capacitor sets VNEG ramp time (e.g., 30 ms to 70% with 100 nF), preventing display artifacts during voltage slewing. |
| Integrated protection suite | Short-circuit detection (3 ms), thermal shutdown (145°C), UVLO (2.1 V/2.4 V), and active output discharge during shutdown. |
| Optimized for mobile layout | 3×3 mm QFN with separate PGND/AGND pins and thermal pad supports low-inductance routing and thermal reliability in <1 mm PCBs. |
Applications
| Smartphone AMOLED Power | Wearable Display Supply |
|---|---|
|
Use Scenario: Powering 5.5-inch HD AMOLED panel in LTE smartphone with dynamic brightness control. IC Role / Device Role / Timing Role: Generates stable ±4.0 V rails; VNEG dynamically adjusted via CTRL to optimize pixel voltage margins across grayscale levels. Use Value: Eliminates external DC/DC stages, reduces BOM count by 3–4 components, and enables sub-100 µs VNEG transitions for flicker-free UI rendering. |
Use Scenario: Supplying monochrome 1.3-inch circular AMOLED in fitness tracker with aggressive power cycling. IC Role / Device Role / Timing Role: Provides fast startup (VPOS in <10 ms, VNEG in <20 ms) and controlled shutdown discharge to prevent ghosting during sleep/wake cycles. Use Value: Active discharge ensures VPOS/VNEG settle to 0 V within 1 ms of CTRL deassertion, enabling rapid system wake-up from deep sleep. |
| Tablet Display Bias | Industrial HMI Panel |
|
Use Scenario: Driving 10.1-inch FHD AMOLED in Android tablet with variable refresh rate (60/90/120 Hz). IC Role / Device Role / Timing Role: Delivers 300 mA per rail with <0.31%/A load regulation on VNEG to maintain consistent contrast across frame-rate changes. Use Value: Tight load regulation prevents visible luminance shifts during GPU-intensive rendering, verified at 85°C ambient. |
Use Scenario: Powering ruggedized 7-inch AMOLED HMI in factory automation panel operating at –40°C to 85°C. IC Role / Device Role / Timing Role: Maintains 0.5% VPOS accuracy and –4.0 V VNEG across full temperature range using FBS sensing and internal trimming. Use Value: Guaranteed specification compliance over industrial temperature range avoids display dropout or color shift in uncontrolled environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-rail AMOLED power supply applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65632DPDR | Same pinout and function but supports higher VNEG programming resolution (0.1-V steps vs. 0.1-V steps) and identical electrical specs. | Identical use cases; differs only in minor production revision - no design change required for drop-in replacement. | Select TPS65632DPDR if sourcing new production lots; it supersedes TPS65631DPDR with identical form-fit-function. |
| MAX17124ETL+ | Higher VPOS accuracy (±0.3%), wider VNEG range (–0.5 V to –5.5 V), but larger 4×4 mm 24-pin TQFN and no CT-programmable slew rate. | Better suited for high-end tablets requiring ultra-low ripple; lacks TPS65631DPDR's compact size and digital slew control. | Choose MAX17124ETL+ only when tighter VPOS tolerance or extended VNEG range outweighs PCB area and timing flexibility constraints. |
Compared with TPS65631DPDR, TPS65632DPDR offers identical functionality with updated manufacturing process, while MAX17124ETL+ trades compactness and programmable transition control for enhanced precision and broader voltage range - making TPS65631DPDR optimal for cost- and space-sensitive mobile AMOLED designs.
Availability
TPS65631DPDR is available at Aetrix Electronics and suitable for smartphone display power, wearable AMOLED bias, and industrial HMI panel applications requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for TPS65631DPDR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management solutions, with decades of expertise in display power architectures.
The TPS65631DPDR belongs to TI's AMOLED display power management IC product line, designed specifically for compact, high-efficiency bipolar supply generation in battery-powered portable electronics.
FAQ
What is the default VNEG output voltage of the TPS65631DPDR, and how is it programmed?
The TPS65631DPDR defaults to –4.0 V on the VNEG rail at power-up. Programming is performed by applying rising-edge pulses to the CTRL pin: each pulse increments the output voltage per Table 1 in the datasheet (e.g., 0 pulses = –4.0 V, 1 pulse = –4.4 V). Pulses must be 2–25 µs wide and recognized only during device enable transitions. The TPS65631DPDR retains the last programmed value across enable cycles until reprogrammed.
Does the TPS65631DPDR require external compensation components for stability?
No, the TPS65631DPDR uses internal compensation and is optimized for use with specific external components: 4.7 µH inductors (L1/L2) and recommended capacitors (C1–C4 as listed in Table 4). Deviating from these values - especially inductor value or output capacitance - may compromise loop stability and transient response, requiring full characterization per Section 9.2.2.3 of the datasheet.
How does the CT pin affect VNEG transition behavior in the TPS65631DPDR?
The CT pin controls VNEG ramp time via an external capacitor: τ = RCT × CCT (RCT ≈ 300 kΩ). With a 100 nF capacitor, VNEG reaches 70% of target in ~30 ms and full value in ~90 ms. This prevents display artifacts during voltage slewing. Note that CT has no effect on initial startup (VNEG ramps to default –4.0 V at maximum speed), only on subsequent programmed transitions.
What protection mechanisms are built into the TPS65631DPDR?
The TPS65631DPDR integrates short-circuit protection (3 ms detection for VPOS/VNEG faults), thermal shutdown (145°C typical), undervoltage lockout (2.1 V/2.4 V hysteresis), and active output discharge during shutdown. During fault conditions, both converters disable and disconnect outputs; recovery requires toggling CTRL or cycling input voltage - no external reset circuitry is needed.
Can the TPS65631DPDR operate with input voltage below 2.9 V?
The TPS65631DPDR specifies 2.9 V–4.5 V as the recommended input range. Operation below 2.9 V is possible but not guaranteed: performance metrics like efficiency, regulation accuracy, and output current capability degrade. Below the UVLO threshold (2.1 V falling, 2.4 V rising), the device shuts down completely. For Li-ion batteries, this corresponds to end-of-discharge voltage where system-level brownout management is advised.
TPS65631DPDR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 12-WFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- Converter, AMOLED Display
- Voltage - Input:
- 2.9V ~ 4.5V
- Number of Outputs:
- 2
- Voltage - Output:
- 4.6V, -1.4V ~ -4.4V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 12-WSON (3x3)
TPS65631DPDR FAQ
1.How can I place an order for TPS65631DPDR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS65631DPDR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS65631DPDR reliable?
The price and inventory of TPS65631DPDR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS65631DPDR is usually 5 days.
3.What payment methods are accepted for TPS65631DPDR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS65631DPDR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS65631DPDR?
TPS65631DPDR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS65631DPDR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS65631DPDR?
For technical support, including TPS65631DPDR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS65631DPDR requirements.
6.How does Aetrix verify that TPS65631DPDR is sourced from the original manufacturer or authorized distributors?
All TPS65631DPDR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS65631DPDR meets industry standards.
7.What is the process for return or replacement of TPS65631DPDR?
All TPS65631DPDR units undergo pre-shipment inspection (PSI). If there is an issue with TPS65631DPDR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS65631DPDR part is unused and in its original packaging.
Return procedure for TPS65631DPDR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS65631DPDR Tags
-
TPS51206DSQR
Texas Instruments
-
TPS51200DRCR
Texas Instruments
-
TPS51200DRCT
Texas Instruments
-
TPS62740DSSR
Texas Instruments
-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi
-
RT9026GSP
Richtek USA Inc.
-
LP2998MRX/NOPB
Texas Instruments
-
TPS51200QDRCRQ1
Texas Instruments
-
DPA423GN-TL
Power Integrations
-
LM10011SD/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
