My Inquiry
My Account
Texas Instruments TPS65631WDSKR
- Part No.:
- TPS65631WDSKR
- Manufacturer:
- Texas Instruments
- Category:
- Special Purpose Regulators
- Package:
- 10-WFDFN Exposed Pad
- Datasheet:
-
TPS65631WDSKR.pdf
- Description:
- IC REG AMOLED DISPL 2OUT 10SON
- Quantity:
- Payment:
- Shipping:
Inventory:1,728
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS65631WDSKR from Texas Instruments is a dual-output AMOLED display power supply IC integrating a fixed 4.6-V boost converter and a digitally programmable inverting buck-boost converter delivering –1.4 V to –4.4 V (–4.0 V default), supporting up to 200 mA per rail, with 0.5% VPOS accuracy over –40°C to 85°C, designed for single-cell Li-ion powered smartphone displays.
For engineers reviewing the TPS65631WDSKR datasheet, TPS65631WDSKR pinout, TPS65631WDSKR application, or TPS65631WDSKR equivalent, key selection criteria include input voltage range (2.9 V–4.5 V), dual-rail output capability, digital VNEG programming via CTRL pin, thermal shutdown (145°C), and QFN-10 package compatibility with space-constrained mobile designs.
Technical Context
The TPS65631WDSKR implements two independent switching regulators: a current-mode boost converter for VPOS (fixed 4.6 V) and a constant-off-time peak-current-mode inverting buck-boost for VNEG (programmable –1.4 V to –4.4 V). Both operate at 1.7 MHz switching frequency and share no internal power path-PVIN supplies only the inverting stage, while AVIN powers analog circuitry and VI feeds the boost stage.
Control logic resides entirely in the CTRL pin: high-level enables both converters and initiates soft-start; rising-edge pulses program VNEG per Table 1; low-level pulse ≥200 µs triggers shutdown. The device features separate sense paths (FBS for precision VPOS regulation) and independent short-circuit protection (3 ms detection for VPOS/VNEG faults).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.9 V to 4.5 V - supports full operation across discharged to nominal single-cell Li-ion battery voltage. |
| VPOS Output | Fixed 4.6 V ±0.5% (–40°C to 85°C) - enables stable gate drive for AMOLED pixel TFTs without external feedback tuning. |
| VNEG Output | Digitally programmable –1.4 V to –4.4 V (–4.0 V default) - allows dynamic bias adjustment for display contrast and power optimization. |
| Output Current | 200 mA per rail - sufficient for medium-size AMOLED panels (e.g., 5–6.5″ smartphones) with margin for transient loads. |
| Switching Frequency | 1.7 MHz - enables use of small 10 µH inductors and 10 µF ceramic output capacitors, minimizing PCB area. |
| CTRL Interface | Rising-edge pulse timing: 2–25 µs width, ≥2 µs spacing - compatible with standard GPIOs without dedicated I²C/SPI resources. |
| Thermal Shutdown | 145°C junction temperature - protects against sustained overload or poor heatsinking in sealed mobile enclosures. |
Pinout & Package
TPS65631WDSKR is housed in a 2.5 mm × 2.5 mm, 10-pin QFN (DSK) package with exposed thermal pad connected to AGND and PGND for thermal dissipation and noise control.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SWP (Pin 1) | Boost converter switch node | Connects to inductor L1; requires low-inductance layout to minimize EMI and switching losses. |
| PGND (Pin 2) | Power ground (boost side) | Return path for boost inductor current; must be separated from AGND except at single-point connection. |
| OUTP (Pin 3) | Boost rectifier output | Delivers regulated VPOS; FBS pin provides optional remote sensing for improved load regulation. |
| FBS (Pin 4) | VPOS feedback sense input | Enables ±0.5% accuracy by sensing at capacitor anode; floating or grounded if not used. |
| AGND (Pin 5) | Analog ground reference | Reference for internal DAC, comparators, and CTRL interface; ties to exposed thermal pad. |
| CTRL (Pin 6) | Enable + VNEG programming input | Dual-function: logic-high enables device; rising edges set VNEG per programming table (0–31 edges). |
| OUTN (Pin 7) | Inverting buck-boost rectifier output | Delivers regulated VNEG; polarity inverted relative to PVIN; connects to negative display bias rail. |
| SWN (Pin 8) | Inverting buck-boost switch node | Connects to inductor L2; operates with opposite phase to SWP; critical for EMI filtering. |
| AVIN (Pin 9) | Analog supply input | Powers internal bandgap, DAC, and control logic; bypass with 100 nF near pin for noise immunity. |
| PVIN (Pin 10) | Inverting buck-boost input | Accepts same VI as boost stage but routed separately; decoupled with 10 µF ceramic capacitor. |
Key Features
| Feature | Design Value |
|---|---|
| Separate VPOS sense (FBS) | Enables 0.5% output accuracy under load and line variation by eliminating PCB trace IR drop error. |
| Digital VNEG programming | Eliminates external resistive dividers or DACs-VNEG set via GPIO pulses, reducing BOM count and layout complexity. |
| Independent short-circuit protection | Detects VPOS < 4.1 V or VNEG deviation >500 mV for >3 ms, then disables both outputs-prevents damage during display fault conditions. |
| Diode-mode operation | Allows VPOS regulation even when VI approaches 4.6 V (e.g., fully charged battery), using MOSFET body diode as rectifier. |
| Soft-start with staggered enable | Boost starts immediately on CTRL high; inverting stage delays 10 ms-reduces inrush current and avoids supply droop. |
Applications
| Smartphone AMOLED Display Power | Tablet AMOLED Bias Supply |
|---|---|
|
Use Scenario: Powering active-matrix OLED panels in compact handheld devices with single-cell Li-ion batteries (2.9–4.5 V). IC Role / Device Role / Timing Role: Dual-rail DC/DC converter generating precise +4.6 V (VPOS) and programmable –4.0 V (VNEG) for TFT gate drivers and cathode bias. Use Value: Eliminates need for discrete charge pumps or dual controllers; 0.5% VPOS accuracy ensures consistent pixel brightness across temperature and battery discharge. |
Use Scenario: Providing dual-polarity bias for larger AMOLED displays in mid-size tablets where thermal headroom permits higher continuous load. IC Role / Device Role / Timing Role: Integrated power management IC delivering 200 mA per rail with synchronized soft-start and independent fault handling. Use Value: Reduces solution size vs. dual-IC approach; programmable VNEG allows dynamic contrast tuning during video playback without hardware change. |
| Wearable AMOLED Display Supply | Portable Medical Display Module |
|
Use Scenario: Powering small-form-factor AMOLED screens in smartwatches or AR glasses with strict height and thermal constraints. IC Role / Device Role / Timing Role: Ultra-compact QFN-10 power IC enabling direct integration into tight display flex assemblies. Use Value: 2.5 mm × 2.5 mm footprint and exposed thermal pad support passive cooling in sealed enclosures; low shutdown current (0.1 µA) extends standby time. |
Use Scenario: Driving diagnostic-grade AMOLED displays in portable ultrasound or patient monitors requiring high reliability and stable grayscale. IC Role / Device Role / Timing Role: Precision dual-output regulator with thermal shutdown (145°C) and short-circuit recovery via CTRL toggle. Use Value: Ensures uninterrupted display operation under variable load; ±0.5% VPOS tolerance maintains calibrated luminance response across ambient temperature shifts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output AMOLED power supply applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65632WDSKR | Same pinout and function, but supports wider VNEG range (–1.2 V to –4.6 V) and higher VPOS accuracy (±0.3%); slightly higher quiescent current (0.3 µA). | Preferred for next-gen displays requiring extended negative bias or tighter grayscale calibration. | Select TPS65632WDSKR when VNEG below –4.4 V or sub-0.5% VPOS tolerance is required; otherwise TPS65631WDSKR offers cost and footprint parity. |
| MAX17135ETL+T | 3-output (VPOS/VNEG/VCOM) PMIC with integrated VCOM buffer; uses I²C interface instead of CTRL pin pulses; larger 24-pin TQFN package. | Suitable for displays needing third rail (e.g., common electrode drive) and system-level register control. | Choose MAX17135ETL+T only if VCOM generation or I²C configurability is mandatory; TPS65631WDSKR remains optimal for minimal dual-rail solutions. |
Compared with TPS65632WDSKR, the TPS65631WDSKR trades minor VNEG range and VPOS accuracy for lower cost and identical board footprint; versus MAX17135ETL+T, it delivers simpler GPIO-based control and 44% smaller package area, at the expense of VCOM integration and digital configurability.
Availability
TPS65631WDSKR is available at Aetrix Electronics and suitable for smartphone display modules, wearable AMOLED interfaces, and portable medical displays requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for TPS65631WDSKR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and power management technologies, with leadership in high-efficiency DC/DC conversion and display power solutions.
The TPS65631WDSKR belongs to TI's AMOLED display power management IC product line, engineered specifically for space-constrained, battery-powered mobile devices requiring precision dual-rail bias with minimal external components.
FAQ
What is the exact VNEG programming resolution and step size of the TPS65631WDSKR?
The TPS65631WDSKR supports 32 discrete VNEG settings from –1.4 V to –4.4 V, with non-uniform step sizes averaging ~0.1 V per rising edge on the CTRL pin. For example, 0 edges = –4.0 V, 1 edge = –4.4 V, 2 edges = –4.3 V, and 31 edges = –1.4 V. This mapping is fixed in silicon and does not require firmware or external configuration. Each setting is stable across temperature and load for the TPS65631WDSKR.
Can the TPS65631WDSKR operate with input voltage below 2.9 V, and what performance degrades?
The TPS65631WDSKR enters undervoltage lockout (UVLO) below 2.1 V (falling) or 2.4 V (rising) and ceases switching. Between 2.4 V and 2.9 V, operation is possible but not guaranteed per specification: VPOS regulation may drift beyond ±0.8%, efficiency drops significantly, and VNEG programming accuracy is uncharacterized. Full performance-including 0.5% VPOS tolerance and 200 mA output-is specified only from 2.9 V to 4.5 V for the TPS65631WDSKR.
How does the TPS65631WDSKR handle simultaneous short circuits on VPOS and VNEG rails?
The TPS65631WDSKR detects VPOS short if voltage falls below 4.1 V for >3 ms, and VNEG short if deviation exceeds 500 mV from programmed value for >3 ms. Either condition triggers immediate shutdown of both converters-outputs go high-impedance, and SWP/SWN stop switching. Recovery requires toggling CTRL low-then-high or cycling VI. The TPS65631WDSKR does not support automatic retry or latching fault modes.
Is the FBS pin mandatory for achieving 0.5% VPOS accuracy in the TPS65631WDSKR?
Yes-the 0.5% VPOS accuracy (–40°C to 85°C) specified in the TPS65631WDSKR datasheet is measured with FBS connected directly to the anode of the output capacitor C2. If FBS is left floating or tied to ground, the device senses VPOS at OUTP, degrading accuracy to ±0.8% over the same temperature range. For production systems requiring tight grayscale stability, FBS routing is essential for the TPS65631WDSKR.
What thermal derating applies to the TPS65631WDSKR at 85°C ambient with 200 mA load on both rails?
At TA = 85°C, with 200 mA on both VPOS and VNEG, the TPS65631WDSKR junction temperature rises approximately 47°C above ambient (RθJA = 47.1°C/W), reaching ~132°C-within the 145°C thermal shutdown threshold. No derating is required for this condition. However, sustained operation above 125°C TJ risks accelerated aging; ensure adequate copper pour and thermal vias under the exposed pad for the TPS65631WDSKR in high-power layouts.
TPS65631WDSKR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 10-WFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- Converter, AMOLED Display
- Voltage - Input:
- 2.9V ~ 4.5V
- Number of Outputs:
- 2
- Voltage - Output:
- 4.6V, -1.4V ~ -4.4V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-SON (2.5x2.5)
TPS65631WDSKR FAQ
1.How can I place an order for TPS65631WDSKR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS65631WDSKR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS65631WDSKR reliable?
The price and inventory of TPS65631WDSKR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS65631WDSKR is usually 5 days.
3.What payment methods are accepted for TPS65631WDSKR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS65631WDSKR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS65631WDSKR?
TPS65631WDSKR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS65631WDSKR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS65631WDSKR?
For technical support, including TPS65631WDSKR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS65631WDSKR requirements.
6.How does Aetrix verify that TPS65631WDSKR is sourced from the original manufacturer or authorized distributors?
All TPS65631WDSKR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS65631WDSKR meets industry standards.
7.What is the process for return or replacement of TPS65631WDSKR?
All TPS65631WDSKR units undergo pre-shipment inspection (PSI). If there is an issue with TPS65631WDSKR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS65631WDSKR part is unused and in its original packaging.
Return procedure for TPS65631WDSKR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS65631WDSKR Tags
-
TPS51206DSQR
Texas Instruments
-
TPS51200DRCR
Texas Instruments
-
TPS51200DRCT
Texas Instruments
-
TPS62740DSSR
Texas Instruments
-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi
-
RT9026GSP
Richtek USA Inc.
-
LP2998MRX/NOPB
Texas Instruments
-
TPS51200QDRCRQ1
Texas Instruments
-
DPA423GN-TL
Power Integrations
-
LM10011SD/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
