Texas Instruments TPS65680RSNT
- Part No.:
- TPS65680RSNT
- Manufacturer:
- Texas Instruments
- Category:
- Translators, Level Shifters
- Package:
- Datasheet:
-
TPS65680RSNT.pdf
- Description:
- IC TRANSLTR BIDIRECTIONAL 32QFN
- Quantity:
- Payment:

- Shipping:

Inventory:250
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS65680RSNT from Texas Instruments is a 18-channel programmable high-voltage level shifter for LCD panel gate driver (GIP/GOA) interfaces, featuring 12 high-voltage clock outputs (GCK1–GCK12), 6 high-voltage control outputs (GSP1/GSP2, GCP, GGP1/GGP2, VSS), and integrated overcurrent protection. It operates with VIN = 2.8–5.5 V, VGH = 9–40 V, and dual negative supplies VGL1/VGL2 = –4 to –18 V, and supports pattern-based timing generation via internal nonvolatile memory or real-time I²C configuration.
For engineers reviewing the TPS65680RSNT datasheet, TPS65680RSNT pinout, TPS65680RSNT application, or TPS65680RSNT equivalent, this device serves as a flexible, programmable replacement for fixed-pattern level shifters in small-volume or nonstandard LCD designs-enabling one PCB to support multiple display panels without TCON reprogramming or layout changes.
Technical Context
The TPS65680RSNT implements a user-programmable sequencer that generates output timing based on stored pattern tables, synchronized to LN_CLK (40 kHz–15 MHz) and LS_START frame triggers. Its digital core uses an internal oscillator (2 MHz) and PLL (3–15 MHz output range) to derive precise SEQ_CLK for channel sequencing.
It integrates independent overcurrent sensing per supply rail (VGH, VGL1, VGL2), with configurable thresholds (20–320 mA in 20-mA steps), alarm counters (ALARM1 for clocks, ALARM2 for controls), and fault recovery requiring full power cycle. Panel discharge is executed in two programmable phases triggered by LS_CNTRL falling edge.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VIN Supply Range | 2.8 V to 5.5 V - powers digital core and enables boot; UVLO threshold at 2.6 V (typ) |
| VGH Output Range | 9 V to 40 V - drives high-side gate clocks; OCP monitoring enabled on VGH rail |
| VGL1/VGL2 Range | –4 V to –18 V - dual negative supplies for low-side outputs; must be equal per datasheet |
| High-Voltage Outputs | 12 × GCK (clock), 6 × control (GSP/GCP/GGP/VSS) - all analog, high-impedance default state |
| I²C Address | 0x42 (I2CSEL = low) or 0x43 (I2CSEL = high) - enables dual-device parallel operation on same bus |
| Overcurrent Threshold | Adjustable 20–320 mA in 20-mA steps - per-rail sensing with ±35% accuracy at 200 mA nominal |
| Package | 32-pin WQFN (RSN), 4.0 mm × 4.0 mm - thermal pad tied to VGL2 for optimal heat dissipation |
Pinout & Package
TPS65680RSNT is housed in a 4.0 mm × 4.0 mm, 32-pin WQFN package (Texas Instruments RSN) with exposed thermal pad connected to VGL2. Pin functions are validated per TI SLVSE46A datasheet Rev A (January 2018).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SCL / SDA | I²C interface clock/data | Two-wire configuration interface; supports standard/fast/fast-plus modes up to 1 MHz |
| LN_CLK | Timing controller line clock input | Primary timing reference for internal sequencer; accepts 40 kHz–15 MHz signals |
| LS_START | Frame start trigger | Resets pattern address pointer on rising edge; initiates new frame sequence |
| LS_CNTRL | Enable & panel discharge control | Pulled high to enable outputs; pulled low to initiate two-phase panel discharge |
| GCK1–GCK12 | High-voltage clock outputs | 12 programmable analog outputs with charge-sharing/gate-shaping capability; default to VGL2 |
| GSP1/GSP2, GCP, GGP1/GGP2, VSS | High-voltage control outputs | 6 dedicated analog outputs for start/clear/general-purpose/low-side supply functions |
| VIN, VGH, VGL1, VGL2 | Power supply inputs | VIN powers logic core; VGH/VGL1/VGL2 bias high-voltage outputs; VGL2 pad must be connected to most negative rail |
Key Features
| Feature | Design Value |
|---|---|
| Programmable output pattern | On-chip nonvolatile memory stores default timing sequences; eliminates need for external configuration EEPROM or TCON firmware updates |
| 2-wire interface to TCON | Reduces TCON I/O count and simplifies routing - single LN_CLK + LS_START pair can drive multiple TPS65680RSNT devices in parallel |
| Gate-voltage shaping & charge-sharing | CS1/CS2 pins enable dynamic waveform optimization for GCK outputs, reducing EMI and improving gate driver efficiency |
| Panel discharge during shutdown | Two-phase discharge (DISCHARGE STEP1/STEP2) prevents latch-up and extends LCD panel lifetime; fully programmable per output group |
| Per-rail overcurrent protection | Detects excessive current on VGH, VGL1, or VGL2; configurable alarm thresholds and counters prevent false trips while ensuring panel safety |
Applications
| TV Display Panels | Industrial HMI Displays |
|---|---|
Use Scenario: Large-format LCD panels using GOA (Gate-Integrated-Driving) architecture with custom timing requirements. IC Role / Device Role / Timing Role: Generates 12 high-voltage clock signals and 6 control signals to drive integrated gate drivers; replaces fixed ASICs with field-programmable flexibility. Use Value: Enables rapid panel validation across multiple TV models using identical PCB layout and TCON hardware-reducing NRE and time-to-market. |
Use Scenario: Ruggedized industrial monitors operating in extended temperature ranges (–40°C to +85°C) with infrequent panel swaps. IC Role / Device Role / Timing Role: Provides robust, programmable level shifting with built-in overcurrent and thermal protection for mission-critical displays. Use Value: Eliminates need for external discharge circuits and discrete OCP components-reducing BOM count and improving long-term reliability. |
| Notebook/Tablet LCDs | Public Signage Panels |
Use Scenario: High-resolution notebook displays requiring low-power, compact bias solutions with fast startup. IC Role / Device Role / Timing Role: Delivers precise, low-jitter clock sequencing synchronized to TCON's LN_CLK; supports charge-sharing for reduced power consumption. Use Value: Achieves <1.5 ms boot time from VIN > UVLO to I²C-ready state-meeting tight system power-on timing budgets. |
Use Scenario: Outdoor digital signage panels subject to voltage transients and thermal stress. IC Role / Device Role / Timing Role: Manages panel discharge and rail supervision (VGH/VGL1/VGL2) to prevent damage during unexpected power loss or brownout. Use Value: Integrated LSPG (Level Shifter Power-Good) logic halts outputs and triggers safe discharge if any bias rail falls out of spec-preventing irreversible panel damage. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LCD gate driver level shifter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65682RSNT | Same 32-pin WQFN package and pinout; adds integrated VCOM amplifier and enhanced VGL regulation | Targeted at high-end displays requiring active VCOM correction; higher BOM cost and complexity | Select only when VCOM buffering and tighter VGL stability are required-otherwise TPS65680RSNT offers lower cost and simpler design |
| MAX16972ATL+T | 12-channel level shifter with fixed pattern; no I²C interface or nonvolatile memory; smaller 24-pin TQFN package | Designed for high-volume, standardized panels where timing is invariant; lacks programmability and panel discharge features | Choose for cost-sensitive, high-volume production with static display timing-avoid when panel variants or development flexibility are needed |
Compared with TPS65680RSNT, TPS65682RSNT adds analog functionality at the expense of increased layout complexity, while MAX16972ATL+T sacrifices programmability for lower unit cost-making TPS65680RSNT the optimal balance of flexibility, integration, and scalability for mid-volume or multi-panel designs.
Availability
TPS65680RSNT is available at Aetrix Electronics and suitable for LCD panel biasing, GOA/GIP timing control, and industrial display power management requiring stable component supply across design-in, prototyping, and volume production phases.
Supply support for TPS65680RSNT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and power management ICs, with leadership in display interface and power solutions for consumer and industrial markets.
The TPS65680RSNT belongs to TI's LCD bias and timing controller PMIC family, designed specifically to replace fixed-function gate driver level shifters in GIP/GOA-based LCD panels-enabling programmable, scalable, and panel-agnostic display subsystems.
FAQ
What is the primary function of the TPS65680RSNT in an LCD system?
The TPS65680RSNT serves as a programmable high-voltage level shifter that converts low-voltage timing signals from the timing controller (TCON) into 12 high-voltage clock outputs and 6 high-voltage control signals for driving gate-integrated (GOA/GIP) LCD panels. It replaces fixed-pattern ASICs with field-configurable timing, enabling one PCB to support multiple display variants without hardware changes.
Does the TPS65680RSNT require external configuration memory?
No-the TPS65680RSNT includes on-chip nonvolatile memory capable of storing user-defined pattern sequences and configuration registers. After power-up, it automatically loads these defaults, eliminating the need for external EEPROM or SPI flash. Configuration can also be updated dynamically via I²C interface during operation.
How does the TPS65680RSNT handle panel discharge during power-down?
The TPS65680RSNT executes a two-phase panel discharge sequence triggered by a falling edge on LS_CNTRL. In DISCHARGE STEP1, outputs are driven to safe states (e.g., GCK high, others low); after a programmable delay (D1_TIME), DISCHARGE STEP2 activates VSS and toggles remaining channels to fully discharge the panel. Both phases are configurable via PNL_DCH1/PNL_DCH2 registers.
Can multiple TPS65680RSNT devices share the same I²C bus?
Yes-each TPS65680RSNT has an I2CSEL pin that selects between slave addresses 0x42 (I2CSEL = low) and 0x43 (I2CSEL = high). This allows up to two devices to operate on the same I²C bus without address conflict, supporting applications needing more than 12 clock outputs or redundant control paths.
What protection features are integrated into the TPS65680RSNT?
The TPS65680RSNT integrates overcurrent protection (OCP) on VGH, VGL1, and VGL2 rails with user-adjustable thresholds (20–320 mA), thermal shutdown (130–150°C), undervoltage lockout (UVLO) on all supplies, and Level Shifter Power-Good (LSPG) supervision. If any monitored rail fails, the device halts outputs and initiates panel discharge to prevent LCD damage.
TPS65680RSNT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Translator Type:
- Voltage Level
- Channel Type:
- Bidirectional
- Number of Circuits:
- 1
- Channels per Circuit:
- 18
- Voltage - VCCA:
- -
- Voltage - VCCB:
- -
- Input Signal:
- -
- Output Signal:
- -
- Output Type:
- Programmable
- Data Rate:
- -
- Operating Temperature:
- -40°C ~ 85°C (TJ)
- Grade:
- -
- Qualification:
- -
- Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-WFQFN Exposed Pad
TPS65680RSNT FAQ
1.How can I place an order for TPS65680RSNT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS65680RSNT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS65680RSNT reliable?
The price and inventory of TPS65680RSNT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS65680RSNT is usually 5 days.
3.What payment methods are accepted for TPS65680RSNT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS65680RSNT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS65680RSNT?
TPS65680RSNT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS65680RSNT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS65680RSNT?
For technical support, including TPS65680RSNT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS65680RSNT requirements.
6.How does Aetrix verify that TPS65680RSNT is sourced from the original manufacturer or authorized distributors?
All TPS65680RSNT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS65680RSNT meets industry standards.
7.What is the process for return or replacement of TPS65680RSNT?
All TPS65680RSNT units undergo pre-shipment inspection (PSI). If there is an issue with TPS65680RSNT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS65680RSNT part is unused and in its original packaging.
Return procedure for TPS65680RSNT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS65680RSNT Tags

-
74LVC1T45GW,125
Nexperia USA Inc.
-
74LVCH2T45DC,125
Nexperia USA Inc.

-
SN74LVC1T45DBVR
Texas Instruments

-
SN74LVC1T45DRLR
Texas Instruments

-
SN74LVC1T45DPKR
Texas Instruments

-
SN74LVC2T45DCTR
Texas Instruments

-
74LVC2T45GT,115
Nexperia USA Inc.

-
SN74LVC1T45YZPR
Texas Instruments

-
LSF0102DCUR
Texas Instruments

-
SN74LVC1T45DCKR
Texas Instruments

-
TXS0102DCTR
Texas Instruments

-
FXLP34P5X
onsemi
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
