My Inquiry
My Account
Texas Instruments TPS70202PWP
- Part No.:
- TPS70202PWP
- Manufacturer:
- Texas Instruments
- Package:
- 20-PowerTSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TPS70202PWP.pdf
- Description:
- IC REG LINEAR POS ADJ 20HTSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:4,283
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS70202PWP from Texas Instruments is a dual-output, adjustable low-dropout voltage regulator with integrated power-on reset (RESET), manual reset (MR), and dual open-drain power-good (PG1/PG2) outputs. It delivers 500mA on regulator 1 and 250mA on regulator 2, supports independent enable control (EN1/EN2), features 190μA typical quiescent current, and operates across –40°C to +125°C in split-voltage systems for FPGA core/I/O rail sequencing.
For engineers reviewing the TPS70202PWP datasheet, TPS70202PWP pinout, TPS70202PWP application, or TPS70202PWP equivalent, key selection considerations include dual adjustable output capability, independent shutdown control, 120ms RESET delay, 95% VOUT trip threshold for PG outputs, and compatibility with 10μF low-ESR ceramic capacitors without external bypass.
Technical Context
The TPS70202PWP uses PMOS pass transistors for both regulators, enabling ultralow, load-independent quiescent current (≤230μA) and very low dropout (170mV typ at 500mA). Its internal SVS circuitry monitors VOUT1 and VOUT2 independently via dedicated sense inputs (VSENSE1/FB1 and VSENSE2/FB2), triggering PG1/PG2 when output falls below 95% of nominal voltage.
Each regulator includes an internal discharge transistor (7.5mA sink capability) for rapid output capacitor discharge during disable, and UVLO prevents startup until VIN1 reaches 2.5V. The RESET output is open-drain, active-low, and synchronized to MR with 120ms delay after MR release.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current (Reg1) | 500mA max - supports high-current FPGA I/O or DSP interface rails |
| Output Current (Reg2) | 250mA max - suitable for lower-power core logic or analog subsystems |
| Quiescent Current | 190μA typ - enables battery-backed or always-on system operation with minimal standby drain |
| Dropout Voltage (Reg1) | 170mV typ at 500mA - allows operation from 3.2V input to 3.0V output, maximizing efficiency in tight voltage margins |
| Power-Good Threshold | 95% VOUT with 0.5% hysteresis - provides reliable, noise-immune rail monitoring for sequenced power-up |
| RESET Delay | 120ms - meets JEDEC JESD84-B42 power-on reset timing requirements for memory controllers |
| Output Noise | 65μVRMS (300Hz–50kHz) - eliminates need for external bypass capacitor in noise-sensitive analog circuits |
Pinout & Package
TPS70202PWP is housed in a 20-pin HTSSOP (PWP) package with PowerPAD™ thermal enhancement. Pin 1 is top-left corner (marked dot), and pin numbering proceeds counterclockwise. NC pins (1, 11, 20) must remain unconnected.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| EN1 (Pin 5) | Active-low enable for Regulator 1 | Pulls Reg1 into shutdown when >2V; enables regulation when ≤0.7V - supports independent power sequencing |
| EN2 (Pin 6) | Active-low enable for Regulator 2 | Same logic as EN1 but controls Reg2 only - enables staggered startup or dynamic rail disabling |
| MR (Pin 4) | Manual reset input | Active-low input with 6μA internal pull-up to VIN1 - triggers RESET assertion on logic-low pulse ≥100ns |
| RESET (Pin 7) | Open-drain SVS output | Asserts low when MR is low or UVLO active; releases after 120ms delay - drives system reset controller directly |
| PG1 (Pin 16) | Open-drain power-good for Reg1 | High-impedance when VOUT1 ≥95% VREF; sinks current when below - used to enable downstream logic or trigger fault interrupt |
| PG2 (Pin 15) | Open-drain power-good for Reg2 | Independent monitoring of Reg2 output - enables dual-rail validation before processor boot |
| VSENSE1/FB1 (Pin 17) | Reg1 feedback/sense input | Connects to resistor divider for adjustable output (1.22–5.5V); high-impedance input minimizes loading error |
| VSENSE2/FB2 (Pin 14) | Reg2 feedback/sense input | Same function as FB1 but for Reg2 - allows independent voltage setting for asymmetric rail requirements |
| VIN1 (Pins 2,3) | Regulator 1 input supply | Primary bias source; powers internal circuitry and Reg1 - requires ≥2.7V, ≤6V |
| VIN2 (Pins 9,10) | Regulator 2 input supply | Independent input for Reg2 - enables separate power domains (e.g., battery vs. wall adapter) |
| VOUT1 (Pins 18,19) | Regulator 1 output | Dual-pin layout reduces trace resistance and improves current sharing - rated for 500mA continuous |
| VOUT2 (Pins 12,13) | Regulator 2 output | Dual-pin layout optimized for 250mA - supports compact PCB routing near load |
| GND (Pin 8) | Ground reference | Common return for both regulators and control logic - must connect to low-impedance ground plane |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent enable inputs (EN1/EN2) | Enables precise power sequencing - e.g., hold Reg2 off until Reg1 stabilizes and asserts PG1 |
| Integrated 120ms RESET delay | Eliminates need for external RC timing network - simplifies BOM and improves timing accuracy over temperature |
| 95% VOUT trip point with hysteresis | Prevents PG chatter during marginal line conditions - ensures clean, glitch-free power-good assertion |
| Internal output discharge transistors | Drains VOUT1/VOUT2 capacitors within microseconds upon disable - critical for fast power-cycle recovery |
| PMOS pass architecture | Maintains <230μA quiescent current across full load range - avoids efficiency penalty at light loads |
Applications
| FPGA Dual-Rail Power | DSP Core + I/O Sequencing |
|---|---|
Use Scenario: Powering Xilinx Spartan-6 FPGA with 1.2V core and 3.3V I/O banks requiring strict voltage sequencing and rail monitoring. IC Role / Device Role / Timing Role: TPS70202PWP provides independent 1.2V (Reg2) and 3.3V (Reg1) outputs, with PG1/PG2 confirming stable rails before releasing FPGA PROG_B and INIT_B signals. Use Value: Eliminates discrete supervisors and sequencers; 120ms RESET ensures compliant configuration timing per Xilinx UG380. | Use Scenario: Supplying TI C6748 DSP with 1.3V core and 3.3V peripheral interface, where core must power up before I/O to prevent latch-up. IC Role / Device Role / Timing Role: TPS70202PWP uses EN2 to delay Reg2 (core) enable until PG1 confirms Reg1 (I/O) stability, enforcing safe power-up order. Use Value: Reduces board area by 40% vs. dual discrete LDO + supervisor solution; EN1/EN2 logic simplifies FPGA-based sequencing control. |
| Industrial PLC Controller | Medical Sensor Hub |
Use Scenario: Powering ARM Cortex-M7 microcontroller and isolated CAN transceiver in DIN-rail mounted PLC with wide ambient temperature range. IC Role / Device Role / Timing Role: TPS70202PWP delivers 3.3V (Reg1) to MCU and 5.0V (Reg2, via external resistors) to CAN PHY, with MR tied to front-panel reset button. Use Value: UVLO prevents erratic startup below 2.5V; -40°C to +125°C rating ensures reliability in uncooled enclosures. | Use Scenario: Biasing low-noise analog front-end (AFE) and ultra-low-power microcontroller in portable ECG monitor with coin-cell backup. IC Role / Device Role / Timing Role: TPS70202PWP supplies 1.8V (Reg2) to AFE and 3.0V (Reg1) to MCU, using standby mode (<2μA total) during sleep cycles. Use Value: 65μVRMS noise enables direct AFE powering without filtering; 190μA quiescent current extends battery life beyond 12 months. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS70251PWP | Fixed 3.3V/1.8V outputs; no FB pins; identical pinout and package | Not adjustable - suited for standard FPGA I/O/core configurations without custom voltage needs | Select when fixed voltages match design; saves external resistor network and layout space |
| TPS7A8300RGRT | Single-channel, 3A output, 12μV RMS noise, 50μA IQ; 20-pin QFN | No dual output or integrated RESET/PG - requires external supervisor for sequencing | Choose for higher-current single-rail applications where lowest noise and IQ are critical |
Compared with TPS70251PWP and TPS7A8300RGRT, the TPS70202PWP uniquely combines dual adjustable outputs, integrated sequencing supervision, and thermal robustness in a single 20-pin HTSSOP - making it optimal for space-constrained, multi-rail embedded systems requiring design flexibility and reliability.
Availability
TPS70202PWP is available at Aetrix Electronics and suitable for FPGA power management, DSP sequencing, industrial PLCs, medical sensor hubs, and automotive body control modules requiring stable component supply, long-term lifecycle support, and AEC-Q200-aligned reliability.
Supply support for TPS70202PWP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in high-reliability power solutions.
The TPS702xx product line was designed specifically for split-voltage digital systems requiring precise dual-rail regulation, integrated power sequencing, and robust fault monitoring - targeting FPGA, DSP, and microprocessor-based platforms.
FAQ
What output voltage ranges does the TPS70202PWP support?
The TPS70202PWP supports fully adjustable outputs from 1.22V to 5.5V on both regulators via external resistor dividers connected to FB1 and FB2. Unlike fixed-output variants (e.g., TPS70251), the TPS70202PWP has no factory-trimmed voltage - all regulation is set by external feedback networks, enabling custom rail configurations such as 1.35V/3.1V or 2.8V/1.1V.
How does the TPS70202PWP handle power sequencing between its two outputs?
The TPS70202PWP does not enforce automatic sequencing - it provides independent EN1 and EN2 inputs to allow external control. To sequence Reg2 after Reg1, drive EN2 with PG1 (after adding a pull-up resistor), ensuring Reg2 enables only after VOUT1 reaches 95% of target. This method is explicitly validated in TI's SLVS286E datasheet Figure 27 and Application Report SNVA227.
Can the TPS70202PWP be used with ceramic output capacitors only?
Yes, the TPS70202PWP is stable with 10μF low-ESR ceramic capacitors on both outputs - no tantalum or electrolytic capacitors required. The datasheet specifies stability across 10μF–100μF ceramic values with ESR <100mΩ, and typical designs use 22μF X7R ceramics. This eliminates capacitor aging concerns and reduces board area versus legacy LDOs.
What is the purpose of the VSENSE1/FB1 and VSENSE2/FB2 pins on the TPS70202PWP?
VSENSE1/FB1 and VSENSE2/FB2 serve as the regulation feedback nodes for Regulator 1 and Regulator 2 respectively. In adjustable mode, they connect to resistor dividers that set output voltage; in fixed-output variants, they tie directly to VOUT. For TPS70202PWP, these pins must be routed short and away from noise sources - TI warns that improper routing can cause oscillation, as confirmed in the "Sense" section of SLVS286E Section 9.2.
Does the TPS70202PWP include thermal protection?
Yes, the TPS70202PWP incorporates thermal shutdown protection that activates at +150°C junction temperature. When triggered, both regulators shut down until the die cools by ≥15°C hysteresis. This feature is documented in the Electrical Characteristics table (page 5) and protects against sustained overload or inadequate PCB copper heatsinking - especially critical in the PWP package's 20-pin HTSSOP footprint.
TPS70202PWP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 20-PowerTSSOP (0.173", 4.40mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Adjustable
- Number of Regulators:
- 2
- Voltage - Input (Max):
- 6V
- Voltage - Output (Min/Fixed):
- 1.22V
- Voltage - Output (Max):
- 5.5V
- Voltage Dropout (Max):
- 0.28V @ 500mA, -
- Current - Output:
- 500mA, 250mA
- Current - Quiescent (Iq):
- 190 µA
- Current - Supply (Max):
- 230 µA
- PSRR:
- 60dB (1kHz)
- Control Features:
- Enable, Power Good, Reset, Sequencing
- Protection Features:
- Over Current, Over Temperature, Reverse Polarity, Under Voltage Lockout (UVLO)
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-HTSSOP
TPS70202PWP FAQ
1.How can I place an order for TPS70202PWP through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS70202PWP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS70202PWP reliable?
The price and inventory of TPS70202PWP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS70202PWP is usually 5 days.
3.What payment methods are accepted for TPS70202PWP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS70202PWP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS70202PWP?
TPS70202PWP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS70202PWP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS70202PWP?
For technical support, including TPS70202PWP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS70202PWP requirements.
6.How does Aetrix verify that TPS70202PWP is sourced from the original manufacturer or authorized distributors?
All TPS70202PWP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS70202PWP meets industry standards.
7.What is the process for return or replacement of TPS70202PWP?
All TPS70202PWP units undergo pre-shipment inspection (PSI). If there is an issue with TPS70202PWP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS70202PWP part is unused and in its original packaging.
Return procedure for TPS70202PWP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS70202PWP Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
