Texas Instruments TPS720102YZUR
- Part No.:
- TPS720102YZUR
- Manufacturer:
- Texas Instruments
- Package:
- 6-UFBGA, DSBGA
- Datasheet:
-
TPS720102YZUR.pdf
- Description:
- IC REG LINEAR 1.02V 350MA 5DSBGA
- Quantity:
- Payment:

- Shipping:

Inventory:1,069
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS720102YZUR from Texas Instruments is a 350 mA ultra-low VIN, RF-grade low-dropout linear regulator with dual-rail architecture (VIN and VBIAS), delivering 1.02 V output at ±2% accuracy over –40°C to 125°C. It features 38 μA quiescent current, 110 mV dropout at full load, 48 μVRMS output noise (10 Hz–100 kHz), and stable operation with only 2.2 μF ceramic output capacitance. It is deployed in cellular camera phones and wireless LAN modules where low-noise, fast transient response, and bias-rail efficiency are critical.
For engineers reviewing the TPS720102YZUR datasheet, TPS720102YZUR pinout, TPS720102YZUR application, or TPS720102YZUR equivalent, key selection criteria include its dual-rail input architecture (VIN ≤ VBIAS), light-load regulation with floating IN pin, monotonic soft-start (140 μs), and compatibility with sub-1.1 V output voltages - all validated for handheld RF power management.
Technical Context
The TPS720102YZUR employs an NMOS pass transistor with integrated body diode and uses BICMOS fabrication to achieve 110 mV dropout at 350 mA while maintaining 2% output accuracy across load, line, temperature, and process. Its dual-rail design separates main power path (VIN) from control circuit supply (VBIAS), enabling VIN as low as VOUT + 0.5 V when VBIAS ≥ VOUT + 1.4 V or 2.5 V (whichever is greater).
It implements a dedicated inrush current limit architecture that caps VIN current at 100 mA + ILOAD during startup, ensures monotonic VOUT rise with <3% overshoot, and supports light-load regulation (<500 μA) with IN pin floating - sourcing current solely from VBIAS under that condition. UVLO on VBIAS (2.45 V nominal, 150 mV hysteresis) and thermal shutdown (160°C trip) provide robust fault protection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output voltage | 1.02 V factory-programmed; ±2% tolerance over –40°C to 125°C, load, and line variations |
| Max output current | 350 mA continuous; internal current limit activates at 420–800 mA depending on conditions |
| Dropout voltage | 110 mV at 350 mA (VIN = VOUT + 0.5 V, VBIAS = VOUT + 1.4 V); enables high efficiency in low-headroom systems |
| Quiescent current | 38 μA typical; enables battery-sensitive applications like always-on camera subsystems |
| Output noise | 48 μVRMS (10 Hz–100 kHz); meets RF LDO requirements for analog/RF signal chains |
| PSRR | 80 dB at 10 kHz (VIN), 70 dB at 10 kHz (VBIAS); suppresses switching noise from upstream DC-DC converters |
| Start-up time | 140 μs to 95% of VOUT(NOM); supports fast wake-up in power-gated mobile SoC domains |
| Operating temp | –40°C to +125°C junction; fully specified for automotive infotainment and industrial edge devices |
Pinout & Package
TPS720102YZUR is packaged in a 1.33 mm × 0.96 mm, 5-pin DSBGA (YZU) package with bottom-side solder balls. Thermal performance is optimized via PCB copper pour under the thermal pad (pin 5/GND). The package is RoHS-compliant and halogen-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| OUT (A3) | Regulated output | Delivers 1.02 V to load; requires 2.2 μF ceramic capacitor to GND for stability and transient response |
| NC (-) | No connection | Unbonded die pad; must remain unconnected on PCB; no routing or stitching allowed |
| EN (C3) | Enable control | Active-high logic input; ≥1.1 V enables regulation; ≤0.4 V disables device, reducing ground current to ≤2 μA |
| BIAS (C1) | Bias supply rail | Powers internal control circuitry; must be ≥2.5 V or ≥VOUT + 1.4 V; bypass with 0.1 μF ceramic capacitor |
| GND (B2) | Ground reference | Primary return path for OUT, EN, and BIAS; connects to thermal pad for thermal dissipation |
| IN (A1) | Main power input | Supplies output current path; max 4.5 V; must be ≤VBIAS; bypass with ≥1 μF ceramic capacitor |
Key Features
| Feature | Design Value |
|---|---|
| Dual-rail input architecture | VIN and VBIAS are electrically isolated rails: VIN supplies output current, VBIAS powers control circuitry - enabling VIN as low as VOUT + 0.5 V while maintaining regulation |
| Light-load regulation with floating IN | When IN is unconnected, device regulates 1.02 V for loads ≤500 μA using only VBIAS current - ideal for DC-DC converter sleep modes |
| Monotonic soft-start | Guarantees controlled VOUT ramp with <3% overshoot and limits VIN inrush to 100 mA + ILOAD - prevents system brownouts during power-up |
| Ultra-low noise & high PSRR | 48 μVRMS noise and >70 dB PSRR up to 100 kHz suppresses switching artifacts from adjacent buck converters in RF-sensitive signal paths |
| Robust protection suite | Includes thermal shutdown (160°C), current limiting (420–800 mA), UVLO on VBIAS (2.45 V ±20 mV), and ESD rating (±2000 V HBM) |
| Sub-1.1 V output capability | Factory-programmed 1.02 V output with guaranteed 2% accuracy down to –40°C - supports next-gen low-voltage SoC core domains |
Applications
| Cellular Camera Phones | Wireless LAN Modules |
|---|---|
Use Scenario: Powering image signal processor (ISP) and CMOS sensor analog/IO domains during burst capture mode with aggressive duty cycling. IC Role / Device Role / Timing Role: Low-noise LDO supplying 1.02 V to ISP analog supply rail, decoupled from noisy DC-DC switcher powering digital cores. Use Value: 48 μVRMS noise and 80 dB PSRR at 10 kHz prevent switching ripple from degrading SNR in 12-bit+ image pipelines. | Use Scenario: Providing clean 1.02 V bias to RF transceiver LNA and mixer stages in 2.4 GHz Wi-Fi/BT combo modules. IC Role / Device Role / Timing Role: Ultra-stable voltage source for RF front-end analog blocks requiring minimal phase noise and supply-induced jitter. Use Value: Sub-110 mV dropout and 38 μA IQ enable direct regulation from partially discharged Li-ion cells while preserving RF linearity. |
| Digital Cameras | Handheld Medical Sensors |
Use Scenario: Supplying 1.02 V to high-speed ADC and precision reference buffers in portable ultrasound or endoscope imaging systems. IC Role / Device Role / Timing Role: Precision LDO delivering stable, low-drift voltage to metrology-grade analog signal chain components. Use Value: ±2% accuracy over –40°C to 125°C and 140 μs start-up support rapid boot and calibration sequences without external supervision. | Use Scenario: Powering ultra-low-power biosensor ASICs (e.g., ECG, PPG) in wearable patches requiring multi-day battery life and clinical-grade signal fidelity. IC Role / Device Role / Timing Role: Always-on LDO maintaining regulated 1.02 V during MCU deep-sleep, enabled by floating-IN light-load operation. Use Value: 500 μA light-load regulation from VBIAS alone eliminates need for secondary LDO, reducing BoM count and PCB area. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS720105YZUR | Factory-programmed 1.05 V output; identical pinout, package, and electrical specs except VOUT | Used where 1.05 V matches SoC core voltage binning; same thermal and noise performance | Select when system requires 1.05 V instead of 1.02 V; drop-in replacement with no layout change |
| TPS79510DRVR | Single-rail (VIN-only) 1.0 V LDO; 250 mA output; 170 mV dropout; larger 2 mm × 2 mm SON-6 package | Lacks VBIAS rail and floating-IN capability; lower PSRR (60 dB @ 10 kHz) and higher noise (80 μVRMS) | Choose only if dual-rail architecture is unnecessary and board space allows larger package; not suitable for RF-sensitive or ultra-low-IQ designs |
Compared with TPS720102YZUR, TPS720105YZUR offers identical performance at 1.05 V - making it a direct voltage variant alternative - while TPS79510DRVR lacks bias-rail efficiency, light-load floating-IN operation, and RF-grade noise/PSRR, limiting its use to non-critical digital rail applications.
Availability
TPS720102YZUR is available at Aetrix Electronics and suitable for cellular camera phones, wireless LAN modules, and handheld medical sensors requiring stable component supply, long-term lifecycle assurance, and traceable sourcing for FDA-regulated designs.
Supply support for TPS720102YZUR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in high-reliability, low-power, and RF-optimized solutions.
The TPS720 family was designed specifically for ultra-low-noise, dual-rail power management in battery-powered RF and imaging systems - prioritizing sub-1.1 V output accuracy, floating-IN light-load operation, and 100 kHz+ PSRR for coexistence with switching regulators.
FAQ
What is the factory-programmed output voltage of the TPS720102YZUR?
The TPS720102YZUR is factory-programmed to deliver a precise 1.02 V output voltage. This value is trimmed into on-chip EEPROM and guaranteed within ±2% over –40°C to 125°C junction temperature, full load range (0–350 mA), and line variations. It is not adjustable externally and differs from other members of the TPS720xx family such as the 1.05 V TPS720105YZUR or 1.3 V TPS72013YZUR.
Can the TPS720102YZUR regulate when the IN pin is left unconnected?
Yes, the TPS720102YZUR supports light-load regulation with the IN pin floating - a unique feature enabled by its dual-rail architecture. When IN is unconnected, the device draws current solely from the VBIAS rail to maintain 1.02 V regulation for loads up to 500 μA. This is especially valuable in power-saving states where upstream DC-DC converters are disabled but the LDO must remain active for memory retention or sensor biasing.
What are the minimum and maximum allowable voltages on the VBIAS pin of the TPS720102YZUR?
The VBIAS pin of the TPS720102YZUR requires a supply between 2.5 V and 5.5 V, or ≥ VOUT + 1.4 V (i.e., ≥ 2.42 V), whichever is greater. Since VOUT = 1.02 V, the effective minimum is 2.5 V. Exceeding 5.5 V risks damage, and falling below 2.41 V triggers undervoltage lockout (UVLO), disabling regulation until VBIAS rises above 2.49 V (with 150 mV hysteresis).
Is the TPS720102YZUR stable with ceramic output capacitors, and what value is required?
Yes, the TPS720102YZUR is explicitly designed for stability with standard X5R or X7R ceramic capacitors. A minimum 2.2 μF output capacitance is required - with ESR ≤ 250 mΩ - to ensure loop stability, adequate transient response, and noise filtering. Larger values improve load transient suppression but are not necessary for basic functionality. No tantalum or electrolytic capacitors are needed or recommended.
Does the TPS720102YZUR provide overcurrent and thermal protection?
Yes, the TPS720102YZUR integrates both overcurrent and thermal protection. Its internal current limit activates between 420 mA and 800 mA depending on operating conditions, preventing damage during short circuits. Thermal shutdown engages at 160°C junction temperature, disabling the output until the die cools to ~140°C, after which automatic recovery occurs. These protections are fully characterized over –40°C to 125°C and require no external components.
TPS720102YZUR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 6-UFBGA, DSBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 4.5V
- Voltage - Output (Min/Fixed):
- 1.02V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.2V @ 350mA
- Current - Output:
- 350mA
- Current - Quiescent (Iq):
- 38 µA
- Current - Supply (Max):
- 80 µA
- PSRR:
- 85dB ~ 50dB (10Hz ~ 1MHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Under Voltage Lockout (UVLO)
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 5-DSBGA (0.96x1.33)
TPS720102YZUR FAQ
1.How can I place an order for TPS720102YZUR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS720102YZUR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS720102YZUR reliable?
The price and inventory of TPS720102YZUR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS720102YZUR is usually 5 days.
3.What payment methods are accepted for TPS720102YZUR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS720102YZUR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS720102YZUR?
TPS720102YZUR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS720102YZUR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS720102YZUR?
For technical support, including TPS720102YZUR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS720102YZUR requirements.
6.How does Aetrix verify that TPS720102YZUR is sourced from the original manufacturer or authorized distributors?
All TPS720102YZUR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS720102YZUR meets industry standards.
7.What is the process for return or replacement of TPS720102YZUR?
All TPS720102YZUR units undergo pre-shipment inspection (PSI). If there is an issue with TPS720102YZUR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS720102YZUR part is unused and in its original packaging.
Return procedure for TPS720102YZUR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS720102YZUR Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

