My Inquiry
My Account
Texas Instruments TPS720102YZUT
- Part No.:
- TPS720102YZUT
- Manufacturer:
- Texas Instruments
- Package:
- 6-UFBGA, DSBGA
- Datasheet:
-
TPS720102YZUT.pdf
- Description:
- IC REG LINEAR 1.02V 350MA 5DSBGA
- Quantity:
- Payment:
- Shipping:
Inventory:685
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS720102YZUT from Texas Instruments is a 350 mA ultra-low VIN, RF-grade low-dropout linear regulator with dedicated BIAS pin architecture for dual-rail efficiency optimization. It delivers 1.02 V output at ±2% accuracy over –40°C to 125°C, achieves 110 mV dropout at full load, and maintains 48 μVRMS output noise (10 Hz–100 kHz) - enabling use in RF power amplifiers and high-sensitivity analog signal chains.
For engineers reviewing the TPS720102YZUT datasheet, TPS720102YZUT pinout, TPS720102YZUT application, or TPS720102YZUT equivalent, key selection criteria include its dual-supply operation (VIN ≥ VOUT + 0.5 V, VBIAS ≥ VOUT + 1.4 V), 38 μA quiescent current, monotonic 140 μs startup, and stable operation with 2.2 μF ceramic output capacitance in space-constrained portable designs.
Technical Context
The TPS720102YZUT employs an NMOS pass transistor with integrated body diode and bias-supplied control circuitry, decoupling power path (VIN) from regulation logic (VBIAS). This enables VIN as low as VOUT + 0.5 V while VBIAS supplies ≥2.5 V or VOUT + 1.4 V - critical for cascaded DC-DC + LDO architectures where efficiency and headroom are constrained.
Its advanced BICMOS process delivers 80 dB VIN PSRR (10 Hz–10 kHz) and 70 dB VBIAS PSRR (10 Hz–10 kHz), with load transient response of ±15 mV (0 → 350 mA in 1 μs). The device features built-in thermal shutdown (160°C trip), current limiting (420–800 mA), and UVLO on VBIAS (2.41–2.49 V with 150 mV hysteresis).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | 1.02 V factory-programmed; ±2% accuracy across –40°C to 125°C, load, line, and process variations |
| Max Output Current | 350 mA continuous; internal current limit clamps at 420–800 mA to protect pass element during faults |
| Dropout Voltage | 110 mV at 350 mA (VIN = VOUT + 0.5 V, VBIAS = VOUT + 1.4 V); enables operation with minimal input headroom |
| Quiescent Current | 38 μA typical; supports always-on subsystems in battery-powered devices without significant drain |
| Noise Performance | 48 μVRMS (10 Hz–100 kHz); suitable for powering RF ICs, ADCs, and precision analog circuits |
| PSRR | 80 dB at 10 kHz (VIN-referred); rejects switching noise from upstream DC-DC converters |
| Startup Time | 140 μs to 95% VOUT(NOM); monotonic rise with ≤3% overshoot ensures safe power sequencing |
Pinout & Package
TPS720102YZUT is packaged in a 1.33 mm × 0.96 mm, 5-ball DSBGA (YZU) package with bottom-side solder balls. Thermal performance is optimized via direct PCB copper connection to the die attach pad (ball A2, not electrically connected).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| OUT (A3) | Regulated output | Delivers 1.02 V to load; requires 2.2 μF ceramic capacitor to GND for stability and transient response |
| NC (-) | No connection | Ball B1 is unconnected; must be left floating or grounded per layout guidelines - no electrical function |
| EN (C3) | Enable control input | Active-high logic; ≥1.1 V enables regulation, ≤0.4 V disables output and reduces ISHDN to ≤2 μA |
| BIAS (C1) | Bias supply input | Powers internal control circuitry; must be ≥2.5 V or VOUT + 1.4 V (whichever greater); bypass with 0.1 μF |
| GND (B2) | Ground reference | Common return for IN, OUT, BIAS, and EN; low-inductance connection essential for noise performance |
| IN (A1) | Main power input | Supplies output current path; accepts 1.1 V to 4.5 V; must be ≤ VBIAS at all times |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low VIN operation | VIN as low as VOUT + 0.5 V enables integration after efficient buck converters without voltage margin penalty |
| Light-load IN-floating regulation | Maintains 1.02 V output with ≤500 μA load when IN is disconnected - extends battery life in sleep modes |
| Monotonic startup with inrush limiting | Charges 2.2 μF COUT with ≤100 mA + ILOAD inrush; prevents system brownouts during power-up |
| Dual-rail PSRR optimization | 80 dB VIN PSRR + 70 dB VBIAS PSRR isolates sensitive analog/RF loads from both supply rails' noise |
| Thermal & fault protection | Integrated thermal shutdown (160°C) and current limit prevent damage during overload or poor heatsinking |
Applications
| RF Power Amplifier Biasing | Mobile Camera Module Core Supply |
|---|---|
|
Use Scenario: Providing clean, low-noise 1.02 V bias to GaAs or SiGe RF power amplifier stages in 4G/5G front-end modules. IC Role / Device Role / Timing Role: Primary LDO delivering regulated core voltage; operates with VIN sourced from high-efficiency buck converter. Use Value: 48 μVRMS noise and 80 dB PSRR suppress switching artifacts from upstream DC-DC, preserving EVM and ACLR performance. |
Use Scenario: Powering image sensor digital core and ISP logic in smartphone camera subsystems requiring fast wake-up and low standby current. IC Role / Device Role / Timing Role: Always-on LDO maintaining 1.02 V during deep-sleep; enabled via microcontroller GPIO on EN pin. Use Value: 38 μA quiescent current minimizes battery drain; 140 μs startup enables rapid frame capture after wake-up. |
| Wireless LAN Baseband Processor | Portable Medical Sensor Node |
|
Use Scenario: Supplying 1.02 V to WLAN SoC baseband processors with bursty traffic patterns and strict RF coexistence requirements. IC Role / Device Role / Timing Role: Secondary LDO in dual-rail architecture; VBIAS tied to system 3.3 V rail, VIN fed from 1.2 V buck output. Use Value: ±15 mV load transient response prevents logic errors during packet transmission bursts; 110 mV dropout preserves efficiency. |
Use Scenario: Regulating power for ultra-low-power biosensor ASICs in wearable ECG/PPG monitors operating from coin-cell batteries. IC Role / Device Role / Timing Role: Primary voltage source; leverages IN-floating mode to sustain real-time clock and memory during MCU sleep. Use Value: Light-load regulation from BIAS pin eliminates need for separate LDO in sleep state, reducing BoM count and board area. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS720105YZUT | Factory-programmed 1.05 V output; identical pinout, specs, and package; differs only in nominal VOUT | Used where system requires 1.05 V instead of 1.02 V - no change to layout or external components | Select when target output voltage matches 1.05 V; same thermal, noise, and transient performance |
| TPS79510DRVR | Single-rail 1.0 V LDO in 2 mm × 2 mm SON-6; no BIAS pin; higher IQ (265 μA); 170 mV dropout at 250 mA | Suitable for simpler, cost-sensitive designs without dual-rail efficiency needs; lacks IN-floating capability | Choose when BIAS architecture is unnecessary and board space allows larger SON package; verify PSRR/noise fit |
Compared with TPS720102YZUT, TPS720105YZUT offers identical functionality at 1.05 V, while TPS79510DRVR provides a lower-cost single-rail alternative at the expense of noise performance, dropout, and quiescent current - making it less suitable for RF or battery-critical applications.
Availability
TPS720102YZUT is available at Aetrix Electronics and suitable for RF front-end modules, mobile imaging systems, wireless connectivity subsystems, and portable medical sensors requiring stable component supply with guaranteed long-term availability.
Supply support for TPS720102YZUT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of LDO design expertise for high-reliability applications.
The TPS720 family was engineered specifically for RF and portable applications demanding ultra-low noise, dual-rail efficiency, and sub-2% output accuracy across automotive and industrial temperature ranges.
FAQ
What is the exact output voltage of the TPS720102YZUT?
The TPS720102YZUT is factory-programmed to deliver a nominal 1.02 V output voltage. Its accuracy is guaranteed at ±2% over full operating conditions - including –40°C to 125°C junction temperature, line, load, and process variations - as verified in the Electrical Characteristics table of the SBVS100E datasheet.
Can the TPS720102YZUT operate with the IN pin disconnected?
Yes, the TPS720102YZUT supports regulated output with IN floating under light-load conditions (≤500 μA), sourcing current exclusively from the BIAS pin. This feature is explicitly documented in Sections 3 and 7.1 of the datasheet and enables ultra-low-power sleep modes without disabling the LDO entirely.
What is the minimum required output capacitance for stability of the TPS720102YZUT?
The TPS720102YZUT is stable with a minimum 2.2 μF ceramic output capacitor (X5R/X7R dielectric), as specified in Section 6.3 (Recommended Operating Conditions) and validated in Figure 15 of the SBVS100E datasheet. Lower values risk instability and degraded transient response.
Does the TPS720102YZUT require an input capacitor on the IN pin?
No input capacitor is required for stability on the IN pin of the TPS720102YZUT, though TI recommends a 0.1–1 μF low-ESR ceramic capacitor near the pin to improve transient response and noise rejection - especially when source impedance is high or fast load steps occur.
What thermal metrics apply to the TPS720102YZUT in its YZU package?
In the 5-ball DSBGA (YZU) package, the TPS720102YZUT has RθJA = 144.9°C/W and RθJB = 27.5°C/W (Junction-to-Board), per Section 6.4 of SBVS100E. These values assume standard JEDEC 2-layer board construction; thermal pad (ball A2) must be connected to PCB ground plane for optimal performance.
TPS720102YZUT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 6-UFBGA, DSBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 4.5V
- Voltage - Output (Min/Fixed):
- 1.02V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.2V @ 350mA
- Current - Output:
- 350mA
- Current - Quiescent (Iq):
- 38 µA
- Current - Supply (Max):
- 80 µA
- PSRR:
- 85dB ~ 50dB (10Hz ~ 1MHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Under Voltage Lockout (UVLO)
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 5-DSBGA (0.96x1.33)
TPS720102YZUT FAQ
1.How can I place an order for TPS720102YZUT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS720102YZUT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS720102YZUT reliable?
The price and inventory of TPS720102YZUT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS720102YZUT is usually 5 days.
3.What payment methods are accepted for TPS720102YZUT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS720102YZUT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS720102YZUT?
TPS720102YZUT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS720102YZUT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS720102YZUT?
For technical support, including TPS720102YZUT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS720102YZUT requirements.
6.How does Aetrix verify that TPS720102YZUT is sourced from the original manufacturer or authorized distributors?
All TPS720102YZUT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS720102YZUT meets industry standards.
7.What is the process for return or replacement of TPS720102YZUT?
All TPS720102YZUT units undergo pre-shipment inspection (PSI). If there is an issue with TPS720102YZUT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS720102YZUT part is unused and in its original packaging.
Return procedure for TPS720102YZUT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS720102YZUT Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
