Texas Instruments TPS720105YZUR
- Part No.:
- TPS720105YZUR
- Manufacturer:
- Texas Instruments
- Package:
- 6-UFBGA, DSBGA
- Datasheet:
-
TPS720105YZUR.pdf
- Description:
- IC REG LINEAR 1.05V 350MA 5DSBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,600
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS720105YZUR from Texas Instruments is a 350 mA ultra-low VIN, RF low-dropout linear regulator with bias pin, designed for dual-rail power management in space-constrained RF and portable systems. It delivers 1.05 V output at ±2% accuracy over –40°C to 125°C, achieves 110 mV dropout at full load, and maintains 48 μVRMS output noise (10 Hz–100 kHz) - enabling clean power for RF transceivers and high-speed ADCs in cellular camera phones.
For engineers reviewing the TPS720105YZUR datasheet, TPS720105YZUR pinout, TPS720105YZUR application, or TPS720105YZUR equivalent, key selection criteria include its dual-rail architecture (VIN + VBIAS), 38 μA quiescent current, 140 μs startup time, and stable operation with only 2.2 μF ceramic output capacitance - critical for battery-powered, low-noise, fast-transient applications.
Technical Context
The TPS720105YZUR employs an NMOS pass transistor with integrated body diode and uses a precision bandgap reference with high-gain error amplifier to achieve 2% total output accuracy across load, line, temperature, and process. Its dual-supply architecture separates the main power path (VIN) from the control circuit bias rail (VBIAS), allowing VIN as low as VOUT + 0.5 V while VBIAS ≥ VOUT + 1.4 V or 2.5 V (whichever is greater).
It features built-in soft-start limiting inrush current to 100 mA + ILOAD, monotonic VOUT rise with ≤3% overshoot, and independent PSRR optimization: 80 dB at 10 kHz for VIN and 70 dB at 10 kHz for VBIAS. Transient response is specified at ±15 mV for 0→350 mA load steps in 1 μs and ±200 μV for ±400 mV VIN steps in 1 μs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | 1.05 V factory-programmed; ±2% accuracy over –40°C to 125°C ensures stable core voltage for low-power microcontrollers. |
| Max Output Current | 350 mA continuous; supports moderate digital loads like image signal processors without thermal derating in DSBGA-5 package. |
| Dropout Voltage | 110 mV at 350 mA; enables operation with VIN as low as 1.16 V, maximizing battery runtime in single-cell Li-ion systems. |
| Quiescent Current | 38 μA; minimizes standby power loss - critical for always-on sensors and real-time clock backup rails. |
| Output Noise | 48 μVRMS (10 Hz–100 kHz); meets RF IC supply noise requirements without additional filtering, reducing BOM count. |
| PSRR @ 10 kHz | 80 dB (VIN), 70 dB (VBIAS); suppresses switching noise from upstream DC-DC converters feeding VIN or VBIAS rails. |
| Startup Time | 140 μs to 95% VOUT; supports fast wake-up sequences in power-gated subsystems. |
Pinout & Package
TPS720105YZUR is packaged in a 1.33 mm × 0.96 mm, 5-ball DSBGA (YZU) package with bottom-side solder balls. The thermal pad is not electrically connected and requires no external connection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| OUT (A3) | Regulated output | Delivers 1.05 V to load; requires 2.2 μF ceramic capacitor to GND for stability and transient response. |
| NC (-) | No connection | Unbonded die pad; must remain unconnected on PCB to avoid parasitic coupling or reliability risk. |
| EN (C3) | Enable input | Active-high logic control (VIH ≥1.1 V); ties to VIN if always-on operation is required. |
| BIAS (C1) | Bias supply input | Powers internal control circuitry; must be ≥2.5 V or VOUT + 1.4 V (≥2.45 V), bypassed with 0.1 μF capacitor. |
| GND (B2) | Ground reference | Common return for IN, OUT, BIAS, and EN; connects to PCB ground plane under package for thermal performance. |
| IN (A1) | Main input supply | Primary power path; accepts 1.1 V to 4.5 V; must be ≤VBIAS at all times per absolute max rating. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-rail architecture | Separates low-voltage VIN (as low as VOUT + 0.5 V) from higher-voltage VBIAS (≥VOUT + 1.4 V), improving efficiency in multi-rail PMU designs. |
| Light-load regulation with floating IN | Maintains regulated 1.05 V output with ≤500 μA load when IN is unconnected - enables zero-VIN standby mode for system-level power gating. |
| Monotonic soft-start | Limits VIN inrush to 100 mA + ILOAD and caps VOUT overshoot at ≤3%, preventing false resets in downstream logic during power-up. |
| Ultra-low noise & high PSRR | 48 μVRMS noise and 80 dB VIN PSRR at 10 kHz enable direct powering of RF synthesizers and high-resolution ADCs without LDO post-regulation. |
| Thermal & current protection | Integrates foldback current limit (420–800 mA) and thermal shutdown (160°C trip, 140°C reset) for robust fault handling in compact layouts. |
Applications
| Cellular Camera Phones | Wireless LAN Modules |
|---|---|
Use Scenario: Powering CMOS image sensor and baseband processor core rails in slim smartphone form factors with single-cell Li-ion battery. IC Role / Device Role / Timing Role: Primary LDO delivering 1.05 V to processor core; operates in dual-rail mode with DC-DC converter supplying VIN and system rail supplying VBIAS. Use Value: Enables >30% longer battery life vs. single-rail LDOs by allowing VIN as low as 1.16 V while maintaining 350 mA capability and low noise. | Use Scenario: Supplying clean 1.05 V bias to 2.4 GHz/5 GHz RF transceiver ICs in Wi-Fi 6 client modules where switching noise from PMIC must be rejected. IC Role / Device Role / Timing Role: Low-noise post-regulator placed after buck converter; uses VBIAS PSRR to reject noise from shared system rail. Use Value: Achieves <−150 dBc/Hz phase noise floor by suppressing 10–100 kHz ripple via 70 dB VBIAS PSRR, eliminating need for ferrite-bead filters. |
| Digital Cameras | Handheld Medical Devices |
Use Scenario: Providing regulated 1.05 V to high-speed image signal processor (ISP) during burst capture, where load current swings from 10 mA to 350 mA in <1 μs. IC Role / Device Role / Timing Role: Fast-transient LDO with ±15 mV load step response; placed adjacent to ISP die for minimal loop inductance. Use Value: Prevents ISP frame corruption or clock jitter by containing output deviation within 1.5% of nominal voltage during rapid load changes. | Use Scenario: Powering ultra-low-power microcontroller and analog front-end in portable ECG monitor requiring 1.05 V core rail with <50 μA quiescent draw in sleep mode. IC Role / Device Role / Timing Role: Always-on LDO with 38 μA IQ; supports floating-IN standby where IN is disconnected during deep sleep while BIAS remains active. Use Value: Extends device runtime to >72 hours on coin cell by reducing sleep current by 8× versus standard LDOs with similar output capability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS72012YZUR | Fixed 1.2 V output; identical package, pinout, and electrical specs except VOUT. | Requires redesign of feedback network or replacement of downstream 1.05 V–tolerant ICs. | Select when system requires 1.2 V core voltage and same low-noise, dual-rail performance. |
| TPS795105DRVR | SOT-23-6 package; single-rail (no VBIAS pin); 200 mA output; 110 mV dropout; 75 μA IQ. | Lacks floating-IN light-load regulation and VBIAS PSRR; unsuitable for multi-rail PMU integration. | Choose for cost-sensitive, space-tolerant designs where dual-rail efficiency and ultra-low IQ are not required. |
Compared with TPS72012YZUR, the TPS720105YZUR provides tighter alignment with sub-1.1 V core logic; compared with TPS795105DRVR, it enables 43% lower quiescent current and dual-rail flexibility at the cost of one additional supply rail and ball count.
Availability
TPS720105YZUR is available at Aetrix Electronics and suitable for cellular camera phones, wireless LAN modules, and handheld medical devices requiring stable component supply, long-term lifecycle support, and traceable sourcing for FDA-regulated production.
Supply support for TPS720105YZUR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of LDO design heritage and automotive-grade reliability validation.
The TPS720 family targets ultra-low-noise, dual-rail power management in portable RF and imaging systems - engineered to replace discrete bias networks and improve efficiency in space-constrained PMUs.
FAQ
What is the minimum input voltage required for TPS720105YZUR to regulate at full 350 mA load?
The TPS720105YZUR requires VIN ≥ VOUT + 0.5 V = 1.55 V under recommended operating conditions. However, its ultra-low dropout architecture allows regulation down to VIN = VOUT + 110 mV = 1.16 V at 350 mA, provided VBIAS ≥ 2.45 V and thermal limits are observed. This 1.16 V minimum enables operation directly from partially discharged Li-ion cells.
Can TPS720105YZUR operate with the IN pin disconnected, and what is the maximum supported load in that mode?
Yes, the TPS720105YZUR supports regulated output with IN floating under light-load conditions. In this mode, the BIAS pin supplies up to 500 μA while maintaining 1.05 V output within ±1% accuracy. This feature is intended for standby states where upstream DC-DC converters are disabled but core logic must retain state - the TPS720105YZUR delivers precisely this capability without external circuitry.
What is the purpose of the BIAS pin on TPS720105YZUR, and how should it be implemented?
The BIAS pin powers the internal control circuitry independently from the main power path (IN). It must be supplied with ≥2.45 V (min UVLO threshold) and ≥VOUT + 1.4 V - so for TPS720105YZUR's 1.05 V output, VBIAS ≥ 2.45 V. TI recommends a 0.1 μF ceramic capacitor from BIAS to GND near the package to ensure transient immunity. This architecture decouples control-loop stability from VIN quality, enabling high PSRR and low noise.
Does TPS720105YZUR require an input capacitor on the IN pin for stability?
No, the TPS720105YZUR is internally compensated and stable without an input capacitor on IN. However, TI recommends a 0.1–1 μF low-ESR ceramic capacitor close to the IN pin to improve transient response, reduce high-frequency noise coupling, and counteract source impedance effects - especially when the IN supply originates from a switching regulator or long PCB traces. This is a best-practice design guideline, not a stability requirement.
How does the enable function work on TPS720105YZUR, and what happens in shutdown mode?
The EN pin is active-high with VIH ≥1.1 V to enable regulation and VIL ≤0.4 V to disable. When disabled, the TPS720105YZUR enters shutdown mode, reducing ground current to ≤2 μA (typical 0.5 μA). During shutdown, OUT is actively discharged through an internal switch to prevent floating voltage, ensuring predictable system reset behavior. This controlled discharge is intrinsic to the TPS720105YZUR's architecture and requires no external components.
TPS720105YZUR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 6-UFBGA, DSBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 4.5V
- Voltage - Output (Min/Fixed):
- 1.05V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.2V @ 350mA
- Current - Output:
- 350mA
- Current - Quiescent (Iq):
- 38 µA
- Current - Supply (Max):
- 80 µA
- PSRR:
- 85dB ~ 50dB (10Hz ~ 1MHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Under Voltage Lockout (UVLO)
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 5-DSBGA (0.96x1.33)
TPS720105YZUR FAQ
1.How can I place an order for TPS720105YZUR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS720105YZUR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS720105YZUR reliable?
The price and inventory of TPS720105YZUR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS720105YZUR is usually 5 days.
3.What payment methods are accepted for TPS720105YZUR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS720105YZUR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS720105YZUR?
TPS720105YZUR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS720105YZUR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS720105YZUR?
For technical support, including TPS720105YZUR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS720105YZUR requirements.
6.How does Aetrix verify that TPS720105YZUR is sourced from the original manufacturer or authorized distributors?
All TPS720105YZUR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS720105YZUR meets industry standards.
7.What is the process for return or replacement of TPS720105YZUR?
All TPS720105YZUR units undergo pre-shipment inspection (PSI). If there is an issue with TPS720105YZUR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS720105YZUR part is unused and in its original packaging.
Return procedure for TPS720105YZUR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS720105YZUR Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

