My Inquiry
My Account
Texas Instruments TPS72013YZUT
- Part No.:
- TPS72013YZUT
- Manufacturer:
- Texas Instruments
- Package:
- 6-UFBGA, DSBGA
- Datasheet:
-
TPS72013YZUT.pdf
- Description:
- IC REG LINEAR 1.3V 350MA 5DSBGA
- Quantity:
- Payment:
- Shipping:
Inventory:215
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS72013YZUT from Texas Instruments is a 350 mA ultra-low VIN, RF-optimized low-dropout linear regulator with dual-rail bias architecture, delivering 1.3 V output at ±2% accuracy over –40°C to 125°C, 110 mV dropout at full load, and 48 μVRMS output noise (10 Hz–100 kHz) for powering RF analog circuits in portable wireless systems.
For engineers reviewing the TPS72013YZUT datasheet, TPS72013YZUT pinout, TPS72013YZUT application, or TPS72013YZUT equivalent, key selection criteria include its bias-supplied control rail (VBIAS ≥ VOUT + 1.4 V), ultra-low 38 μA quiescent current, monotonic 140 μs startup with inrush-limited VIN, and stability with 2.2 μF ceramic output capacitance.
Technical Context
The TPS72013YZUT employs a BICMOS-based NMOS pass transistor with separate VIN (power path) and VBIAS (control circuit supply) rails, enabling high PSRR (80 dB at 10 kHz on VIN, 70 dB on VBIAS) while maintaining efficiency in low-headroom applications where VIN can be as low as VOUT + 0.5 V. Its internal bandgap reference and feedback loop ensure 2% total output accuracy across load, line, temperature, and process variations.
It features dual transient response optimization: ±15 mV load transient deviation (0 → 350 mA in 1 μs) and ±200 μV line transient deviation (±400 mV VIN step in 1 μs), enabled by wide-bandwidth error amplifier and bias-rail decoupling. The device supports light-load regulation with IN floating (≤500 μA sourced from VBIAS), making it suitable for dynamic power-state sequencing in battery-powered RF subsystems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | 1.3 V nominal, factory-programmed via EEPROM; ±2% tolerance over full operating range ensures stable core voltage for RF transceivers and baseband ICs. |
| Max Output Current | 350 mA continuous; enables single-regulator power delivery to multi-block RF SoCs without external current boosting. |
| Dropout Voltage | 110 mV at 350 mA (VIN = VOUT + 0.5 V); allows operation from tightly regulated DC-DC outputs (e.g., 1.8 V input → 1.3 V output) with minimal power loss. |
| Quiescent Current | 38 μA typical; reduces standby power in always-on RF receivers and sensor nodes, extending battery life in handheld devices. |
| Output Noise | 48 μVRMS (10 Hz–100 kHz); meets stringent phase-noise requirements for local oscillators and ADC reference supplies in cellular/WLAN front-ends. |
| PSRR (VIN) | 80 dB at 10 kHz; suppresses switching ripple from upstream DC-DC converters, preventing AM-to-PM distortion in RF power amplifiers. |
| Startup Time | 140 μs to 95% of VOUT; supports fast wake-up in burst-mode communication protocols (e.g., Bluetooth LE, Zigbee) without output overshoot (>3%). |
Pinout & Package
TPS72013YZUT is packaged in a 1.33 mm × 0.96 mm, 5-ball DSBGA (YZU) package with bottom-side thermal pad. This ultra-compact footprint targets space-constrained mobile camera modules and wearable RF sensors.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| OUT (A3) | Regulated output | Delivers 1.3 V to load; requires 2.2 μF ceramic capacitor to GND for stability and transient response. |
| EN (C3) | Enable control input | Active-high logic interface (1.1 V threshold); connects to host MCU GPIO for precise power sequencing and sleep-mode control. |
| BIAS (C1) | Bias supply rail | Powers internal control circuitry; must be ≥ VOUT + 1.4 V (≥2.7 V) and ≤5.5 V; bypassed with 0.1 μF capacitor for PSRR optimization. |
| GND (B2) | Ground reference | Common return for IN, OUT, BIAS, and EN; must be low-impedance connection to system ground plane for noise immunity. |
| IN (A1) | Main power input | Low-voltage power path (1.1 V to 4.5 V); can float during light-load operation; bypassed with 1 μF ceramic capacitor near pin. |
Key Features
| Feature | Design Value |
|---|---|
| Monotonic VOUT rise with VIN inrush limit | Start-up current capped at 100 mA + ILOAD, limiting output overshoot to ≤3% and preventing damage to downstream 1.3 V logic. |
| Light-load regulation with IN floating | Supplies up to 500 μA from VBIAS when IN is disconnected-enables retention mode in microcontrollers while disabling upstream DC-DC converter. |
| Dual-rail PSRR architecture | 80 dB VIN PSRR + 70 dB VBIAS PSRR at 10 kHz isolates sensitive RF analog blocks from both power-path and control-rail noise sources. |
| Thermal & overcurrent protection | Internally limits output current to 420–800 mA and shuts down at 160°C junction temperature, ensuring robustness in thermally constrained PCB layouts. |
| Ultra-low noise output | 48 μVRMS noise floor enables direct powering of RF synthesizers and high-resolution ADCs without additional filtering stages. |
Applications
| Cellular Camera Phone Core Power | Wireless LAN Baseband Supply |
|---|---|
|
Use Scenario: Powers the 1.3 V core rail of an integrated cellular transceiver (e.g., LTE modem) during active transmission bursts and deep-sleep states. IC Role / Device Role / Timing Role: Primary LDO delivering clean, sequenced 1.3 V supply; EN pin synchronized with modem's power state machine for zero-power retention. Use Value: 38 μA quiescent current extends standby time; 140 μs startup enables rapid channel access; 48 μVRMS noise prevents EVM degradation in 256-QAM transmissions. |
Use Scenario: Supplies 1.3 V to WLAN baseband processor and RF front-end ICs in dual-band 802.11ac client devices. IC Role / Device Role / Timing Role: Bias-rail LDO decoupling DC-DC output noise; VBIAS powered from 3.3 V system rail to maintain regulation during 1.8 V DC-DC shutdown. Use Value: 80 dB VIN PSRR eliminates switching artifacts from 1.8 V buck converter; 110 mV dropout enables use of lower-input DC-DC stages, improving overall system efficiency. |
| Digital Camera Image Sensor Bias | Handheld Medical Sensor Node |
|
Use Scenario: Provides ultra-low-noise 1.3 V bias to CMOS image sensor analog front-end (AFE) and column ADC during exposure readout. IC Role / Device Role / Timing Role: Low-noise LDO replacing discrete RC filters; OUT pin directly connected to AFE VDDA with local 2.2 μF X7R capacitor. Use Value: 48 μVRMS noise ensures <1 LSB noise floor in 14-bit image data; 15 mV load transient response prevents pixel-level gain errors during fast row scanning. |
Use Scenario: Powers ultra-low-power 1.3 V mixed-signal ASIC in portable ECG/SpO₂ monitor operating from coin-cell battery. IC Role / Device Role / Timing Role: Always-on LDO supporting MCU retention and sensor wake-up; IN pin floats during sleep, drawing only 500 μA from VBIAS rail. Use Value: 38 μA IQ enables >1-year shelf life; 2% output accuracy maintains ADC reference integrity across temperature; DSBGA package minimizes board area in compact enclosure. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS72015YZUT | Fixed 1.5 V output; identical pinout, package, and electrical specs except VOUT and associated bias voltage minimum (VBIAS ≥ VOUT + 1.4 V = 2.9 V). | Used where system requires 1.5 V core voltage instead of 1.3 V; shares same PCB layout and thermal design. | Select when target SoC or ASIC specifies 1.5 V nominal supply; no redesign needed beyond output capacitor recalibration. |
| TPS79513DCQ | Single-rail 1.3 V LDO in SOT-223; higher 260 μA IQ, 300 mV dropout at 350 mA, no VBIAS pin, larger 6.5 mm² footprint. | Lacks bias-rail architecture and ultra-low-noise performance; suitable for cost-sensitive non-RF applications with relaxed PSRR/noise requirements. | Choose only if board space and RF performance are not constraints; avoid in WLAN/cellular designs due to inferior 45 μVRMS noise and 60 dB PSRR at 10 kHz. |
Compared with TPS72013YZUT, TPS72015YZUT offers identical RF-grade performance at 1.5 V output, while TPS79513DCQ trades noise/PSRR for lower cost and simpler single-rail operation-making TPS72013YZUT the optimal choice for space-constrained, noise-sensitive 1.3 V RF power domains.
Availability
TPS72013YZUT is available at Aetrix Electronics and suitable for digital cameras, cellular camera phones, and wireless LAN modules requiring stable component supply with guaranteed long-term availability and traceable sourcing.
Supply support for TPS72013YZUT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in precision power management ICs for high-reliability applications.
The TPS720 family was designed specifically for RF and portable wireless systems requiring ultra-low-noise, dual-rail LDOs that maintain regulation under dynamic power-state transitions-enabling next-generation cellular, WLAN, and imaging subsystems.
FAQ
What is the minimum required VBIAS voltage for stable operation of the TPS72013YZUT?
The TPS72013YZUT requires VBIAS ≥ VOUT + 1.4 V or 2.5 V, whichever is greater. For its 1.3 V output, this means VBIAS must be ≥2.7 V. Operation below this threshold triggers undervoltage lockout (UVLO), holding the output disabled until VBIAS rises above 2.49 V with 150 mV hysteresis. This ensures reliable startup and regulation in RF power trees where bias rails may ramp independently.
Can the TPS72013YZUT regulate when the IN pin is left unconnected?
Yes-the TPS72013YZUT supports light-load regulation with IN floating, sourcing up to 500 μA from the VBIAS rail to maintain 1.3 V output. This feature is explicitly designed for power-saving modes where upstream DC-DC converters are disabled but the LDO must retain voltage for memory or sensor bias. It is not intended for full-load operation; output current must remain ≤500 μA in this mode.
What output capacitor value and type are required for stability with the TPS72013YZUT?
The TPS72013YZUT is stable with a minimum 2.2 μF ceramic output capacitor-X5R or X7R dielectrics are recommended for minimal ESR (<250 mΩ) and temperature drift. Larger values improve transient response but are not required. Unlike many LDOs, it does not require tantalum or electrolytic capacitors and rejects standard MLCC aging effects through its advanced control loop.
How does the TPS72013YZUT achieve its 48 μVRMS low-noise performance?
The TPS72013YZUT achieves 48 μVRMS (10 Hz–100 kHz) noise through a combination of precision bandgap reference, low-noise error amplifier, and optimized internal biasing-all fabricated on TI's advanced BICMOS process. No external noise-reduction capacitor is needed, unlike older LDOs requiring CNR pins. This makes the TPS72013YZUT ideal for powering RF synthesizers and high-resolution ADCs without added BOM cost or board area.
Is the TPS72013YZUT pin-compatible with other devices in the TPS720 family?
Yes-the TPS72013YZUT shares identical 5-ball DSBGA (YZU) package, pinout, and footprint with all YZU variants in the TPS720 family (e.g., TPS72015YZUT, TPS72018YZUT). This allows drop-in replacement across output voltages without PCB redesign, provided VBIAS and VIN operating conditions meet each variant's specifications. The EN, BIAS, IN, GND, and OUT pin assignments are fixed across the family.
TPS72013YZUT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 6-UFBGA, DSBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 4.5V
- Voltage - Output (Min/Fixed):
- 1.3V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.2V @ 350mA
- Current - Output:
- 350mA
- Current - Quiescent (Iq):
- 38 µA
- Current - Supply (Max):
- 80 µA
- PSRR:
- 85dB ~ 50dB (10Hz ~ 1MHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Under Voltage Lockout (UVLO)
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 5-DSBGA (0.96x1.33)
TPS72013YZUT FAQ
1.How can I place an order for TPS72013YZUT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS72013YZUT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS72013YZUT reliable?
The price and inventory of TPS72013YZUT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS72013YZUT is usually 5 days.
3.What payment methods are accepted for TPS72013YZUT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS72013YZUT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS72013YZUT?
TPS72013YZUT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS72013YZUT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS72013YZUT?
For technical support, including TPS72013YZUT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS72013YZUT requirements.
6.How does Aetrix verify that TPS72013YZUT is sourced from the original manufacturer or authorized distributors?
All TPS72013YZUT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS72013YZUT meets industry standards.
7.What is the process for return or replacement of TPS72013YZUT?
All TPS72013YZUT units undergo pre-shipment inspection (PSI). If there is an issue with TPS72013YZUT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS72013YZUT part is unused and in its original packaging.
Return procedure for TPS72013YZUT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS72013YZUT Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
