Texas Instruments TPS72015YZUR
- Part No.:
- TPS72015YZUR
- Manufacturer:
- Texas Instruments
- Package:
- 6-UFBGA, DSBGA
- Datasheet:
-
TPS72015YZUR.pdf
- Description:
- IC REG LINEAR 1.5V 350MA 5DSBGA
- Quantity:
- Payment:

- Shipping:

Inventory:7,880
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS72015YZUR from Texas Instruments is a 350 mA ultra-low VIN, RF-optimized low-dropout linear regulator with dual-rail bias architecture, delivering 1.5 V output at ±2% accuracy over –40°C to 125°C, 110 mV dropout at full load, and 48 μVRMS output noise (10 Hz–100 kHz) for powering RF analog circuitry in portable wireless systems.
For engineers reviewing the TPS72015YZUR datasheet, TPS72015YZUR pinout, TPS72015YZUR application, or TPS72015YZUR equivalent, key selection criteria include its bias-pin efficiency architecture, sub-1.8 V operation capability, 38 μA quiescent current, monotonic soft-start with 100 mA + ILOAD inrush limiting, and stability with 2.2 μF ceramic output capacitor - all critical for battery-powered RF subsystems requiring low-noise, fast transient response, and dynamic power-state management.
Technical Context
The TPS72015YZUR implements a dual-rail BICMOS LDO architecture where the main power path (IN) operates as low as VOUT + 0.5 V, while the control circuitry is powered independently via the BIAS pin (≥VOUT + 1.4 V or ≥2.5 V). This decoupling enables high PSRR (80 dB at 10 kHz on VIN, 70 dB on VBIAS) and low-noise regulation even when IN is supplied by an efficient but noisy DC-DC converter.
It features a novel light-load regulation mode: when IN is floating, the device draws up to 500 μA from BIAS to maintain regulated 1.5 V output - enabling seamless transition between active and deep-sleep states in camera phones and WLAN modules without external sequencing logic.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output voltage | 1.5 V fixed, factory-programmed via on-chip EEPROM; ±2% tolerance over full temperature/load/line range ensures reliable core biasing for RF transceivers and ADCs. |
| Max output current | 350 mA continuous; supports peak digital baseband loads in cellular camera modules without thermal shutdown under typical PCB layout conditions. |
| Dropout voltage | 110 mV at 350 mA (VIN = VOUT + 0.5 V); enables operation from single-cell Li-ion (3.0 V min) while maintaining headroom for high-efficiency buck+LDO power trees. |
| Quiescent current | 38 μA typical; minimizes standby power loss in always-on RF receivers and sensor nodes where battery life exceeds 1 year. |
| Output noise | 48 μVRMS (10 Hz–100 kHz); meets stringent phase-noise requirements for local oscillators and RF front-end bias rails. |
| PSRR (VIN) | 80 dB at 10 kHz; suppresses switching ripple from upstream DC-DC converters, eliminating need for additional LC filtering in space-constrained handheld designs. |
| Start-up time | 140 μs to 95% of 1.5 V with 2.2 μF COUT; supports rapid wake-up from sleep modes in wireless LAN MAC controllers. |
Pinout & Package
TPS72015YZUR is packaged in a 1.33 mm × 0.96 mm, 5-ball DSBGA (YZU) package with bottom-side solder balls and no exposed thermal pad. The package is optimized for ultra-thin mobile applications and requires standard reflow profiles per JEDEC J-STD-020.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| OUT (A3) | Regulated output | Delivers stable 1.5 V to load; requires 2.2 μF X5R/X7R ceramic capacitor to GND for stability and transient response. |
| NC (-) | No connection | Unbonded die pad; must remain unconnected on PCB to avoid parasitic coupling or mechanical stress. |
| EN (C3) | Enable control input | Active-high logic input (1.1 V threshold); connects to host processor GPIO for precise power sequencing and system-level sleep control. |
| BIAS (C1) | Bias supply rail | Powers internal control circuitry; must be ≥2.5 V or ≥VOUT + 1.4 V (i.e., ≥2.9 V for 1.5 V output); bypassed with 0.1 μF capacitor for optimal PSRR. |
| GND (B2) | Ground reference | Primary return path for load current and bias current; requires low-inductance connection to system ground plane to maintain noise performance. |
| IN (A1) | Main power input | Accepts input as low as VOUT + 0.5 V (i.e., 2.0 V); connects to output of high-efficiency buck converter; must not exceed VBIAS. |
Key Features
| Feature | Design Value |
|---|---|
| Monotonic soft-start | VOUT rise limited to ≤3% overshoot with inrush current capped at 100 mA + ILOAD, preventing supply rail collapse during power-up in multi-rail systems. |
| Floating-IN light-load regulation | Maintains 1.5 V regulation with ≤500 μA load drawn solely from BIAS pin - enables zero-power DC-DC disable while preserving LDO output for memory retention or RTC backup. |
| Ultra-low noise | 48 μVRMS output noise (10 Hz–100 kHz) and 80 dB VIN PSRR at 10 kHz ensure clean bias for RF synthesizers and high-resolution ADCs without external filtering. |
| Thermal & overcurrent protection | Internally limits output current to 420–800 mA and triggers thermal shutdown at 160°C (hysteresis 20°C), protecting against sustained overload or poor PCB thermal design. |
| Low quiescent current | 38 μA ground current at 1 mA load enables >1-year battery life in always-on IoT sensors and wearable health monitors. |
Applications
| Cellular Camera Phones | Wireless LAN Modules |
|---|---|
Use Scenario: Powering CMOS image sensor analog front-end and RF transceiver during video capture with dynamic power cycling. IC Role / Device Role / Timing Role: Primary 1.5 V LDO supplying low-noise bias to RF PLL and sensor analog core; sequenced via EN pin synchronized with AP sleep/wake cycles. Use Value: Enables 1.5 V rail stability during fast IN-pin disable/re-enable transitions, reducing frame corruption and improving SNR by suppressing switching noise from shared buck converter. |
Use Scenario: Providing clean 1.5 V supply to WLAN baseband IC and RF front-end during beacon listening and packet transmission bursts. IC Role / Device Role / Timing Role: Bias-regulated LDO delivering low-noise VDDA to WLAN SoC; BIAS pin powered from always-on 3.3 V rail, IN pin gated by PMU-controlled buck output. Use Value: Achieves 70 dB VBIAS PSRR and 48 μVRMS noise, meeting IEEE 802.11ac EVM requirements without added ferrite beads or LC filters. |
| Digital Cameras | Handheld Medical Devices |
Use Scenario: Supplying 1.5 V to high-speed image signal processor (ISP) core and analog video encoder during burst capture. IC Role / Device Role / Timing Role: High-transient-response LDO handling 0→350 mA load steps in <1 μs; IN pin driven by buck converter, BIAS pin tied to system 3.3 V domain. Use Value: Limits output voltage deviation to ±15 mV during full-load transients, preventing ISP lockup and ensuring consistent image quality across exposure modes. |
Use Scenario: Powering ultra-low-power biosensor analog front-end and Bluetooth LE radio in portable ECG monitors. IC Role / Device Role / Timing Role: Precision 1.5 V LDO with 38 μA IQ and floating-IN capability; maintains regulated output during MCU deep-sleep while disabling buck converter to extend battery life. Use Value: Reduces average system current by >200 μA during 95% sleep duty cycle, extending single-CR2032 battery life from 6 to >14 months. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS72018YZUR | Fixed 1.8 V output; identical pinout, package, and electrical specs except output voltage and corresponding VBIAS minimum (≥3.2 V). | Suitable for 1.8 V I/O domains or microcontroller cores requiring higher VDD; not interchangeable for 1.5 V analog rails due to output mismatch. | Select only if system requires 1.8 V output and can meet elevated VBIAS requirement; verify BIAS rail availability before substitution. |
| TPS79515DBVR | Single-rail 1.5 V LDO in SOT-23-5; 265 mA max output, 220 mV dropout, 75 μA IQ, no BIAS pin or floating-IN mode. | Lacks dual-rail efficiency and light-load regulation; requires higher VIN headroom and cannot support buck-disable scenarios. | Use only in cost-sensitive, non-battery-critical applications where 350 mA load and ultra-low IQ are not required; PCB redesign needed due to different package and pinout. |
Compared with TPS72015YZUR, the TPS72018YZUR offers identical performance at 1.8 V but demands higher BIAS voltage, while the TPS79515DBVR sacrifices efficiency, noise performance, and advanced power-management features for lower cost and simpler implementation - making TPS72015YZUR the optimal choice for RF-sensitive, battery-constrained handheld systems requiring dynamic power-state agility.
Availability
TPS72015YZUR is available at Aetrix Electronics and suitable for cellular camera phones, wireless LAN modules, and handheld medical devices requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing for production ramp and field deployment.
Supply support for TPS72015YZUR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in high-reliability, low-power, and RF-optimized IC design.
The TPS720 family was engineered specifically for ultra-low-noise, dual-rail power management in space-constrained portable RF systems - enabling efficient coexistence of high-efficiency DC-DC converters and sensitive analog circuitry through innovative BIAS-pin architecture.
FAQ
What is the minimum input voltage required for TPS72015YZUR to regulate 1.5 V output?
The TPS72015YZUR requires a minimum steady-state input voltage (VIN) of VOUT + 0.5 V = 2.0 V under recommended operating conditions. This ultra-low VIN capability allows direct operation from partially discharged single-cell Li-ion batteries or the output of high-efficiency buck converters, maximizing system energy utilization. The device will not regulate below this threshold, regardless of BIAS voltage level.
Can TPS72015YZUR operate with the IN pin disconnected while still regulating 1.5 V output?
Yes - the TPS72015YZUR supports a unique floating-IN mode where it regulates 1.5 V output using only the BIAS pin, delivering up to 500 μA to the load. This feature is explicitly designed for power-saving scenarios such as disabling a primary DC-DC converter while maintaining LDO output for memory retention or real-time clock backup, and is fully characterized in the datasheet for the YZU package.
What output capacitor value and type are required for stable operation of TPS72015YZUR?
The TPS72015YZUR is stable with a minimum 2.2 μF ceramic output capacitor - specifically X5R or X7R dielectrics - placed close to the OUT and GND pins. These capacitors provide low ESR (<250 mΩ) and minimal capacitance shift over temperature, ensuring robust transient response and loop stability. Tantalum or aluminum electrolytic capacitors are not recommended due to higher ESR and reliability concerns.
Does TPS72015YZUR include built-in protection features?
Yes, the TPS72015YZUR integrates overcurrent protection with a current limit of 420–800 mA and thermal shutdown that activates at 160°C (with 20°C hysteresis). It also features undervoltage lockout (UVLO) on the BIAS pin (2.41–2.49 V turn-on threshold) and soft-start circuitry that limits inrush current to 100 mA + ILOAD, protecting both the LDO and downstream circuitry during power-up and fault conditions.
How does the BIAS pin function in TPS72015YZUR, and what voltage must it be supplied with?
The BIAS pin powers the internal control circuitry of the TPS72015YZUR independently from the main IN rail. It must be supplied with ≥2.5 V or ≥VOUT + 1.4 V - i.e., ≥2.9 V for the 1.5 V output - and can go as high as 5.5 V. This architecture enables high PSRR and low-noise regulation even when IN is sourced from a noisy, high-efficiency DC-DC converter, and is essential for enabling the floating-IN light-load regulation mode.
TPS72015YZUR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 6-UFBGA, DSBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 4.5V
- Voltage - Output (Min/Fixed):
- 1.5V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.2V @ 350mA
- Current - Output:
- 350mA
- Current - Quiescent (Iq):
- 38 µA
- Current - Supply (Max):
- 80 µA
- PSRR:
- 85dB ~ 50dB (10Hz ~ 1MHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Under Voltage Lockout (UVLO)
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 5-DSBGA (0.96x1.33)
TPS72015YZUR FAQ
1.How can I place an order for TPS72015YZUR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS72015YZUR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS72015YZUR reliable?
The price and inventory of TPS72015YZUR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS72015YZUR is usually 5 days.
3.What payment methods are accepted for TPS72015YZUR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS72015YZUR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS72015YZUR?
TPS72015YZUR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS72015YZUR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS72015YZUR?
For technical support, including TPS72015YZUR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS72015YZUR requirements.
6.How does Aetrix verify that TPS72015YZUR is sourced from the original manufacturer or authorized distributors?
All TPS72015YZUR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS72015YZUR meets industry standards.
7.What is the process for return or replacement of TPS72015YZUR?
All TPS72015YZUR units undergo pre-shipment inspection (PSI). If there is an issue with TPS72015YZUR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS72015YZUR part is unused and in its original packaging.
Return procedure for TPS72015YZUR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS72015YZUR Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

