Texas Instruments TPS72017YZUT
- Part No.:
- TPS72017YZUT
- Manufacturer:
- Texas Instruments
- Package:
- 6-UFBGA, DSBGA
- Datasheet:
-
TPS72017YZUT.pdf
- Description:
- IC REG LINEAR 1.7V 350MA 5DSBGA
- Quantity:
- Payment:

- Shipping:

Inventory:750
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS72017YZUT from Texas Instruments is a 350 mA ultra-low VIN, RF-optimized low-dropout linear regulator with dual-rail bias architecture (VIN + VBIAS), delivering 1.7 V output at ±2% accuracy over –40°C to 125°C, 110 mV dropout at full load, and 48 μVRMS output noise (10 Hz–100 kHz). It enables high-efficiency power delivery in space-constrained RF and imaging subsystems where input voltage may dip near the output rail.
For engineers reviewing the TPS72017YZUT datasheet, TPS72017YZUT pinout, TPS72017YZUT application, or TPS72017YZUT equivalent, key selection criteria include its dual-rail operation (VIN ≤ VBIAS), 38 μA quiescent current, monotonic soft-start with 100 mA + ILOAD inrush limiting, and stable operation with only 2.2 μF ceramic output capacitance - critical for battery-powered portable designs requiring fast transient response and low noise.
Technical Context
The TPS72017YZUT employs a BICMOS-based NMOS pass transistor with separate VIN (main power path) and VBIAS (control circuit supply) rails, enabling operation with VIN as low as VOUT + 0.5 V while maintaining high PSRR and low dropout. Its feedback loop uses a precision bandgap reference and high-gain error amplifier to achieve ±2% total output accuracy across load, line, temperature, and process.
It features integrated UVLO on VBIAS (2.45 V nominal with 150 mV hysteresis), thermal shutdown (160°C trip), overcurrent protection (420–800 mA current limit), and a novel light-load regulation mode where OUT remains regulated with IN floating and ILOAD ≤ 500 μA - powered solely by VBIAS.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | 1.7 V fixed, factory-programmed via on-chip EEPROM; ±2% accuracy over –40°C to 125°C, full load/line range. |
| Max Output Current | 350 mA continuous; internal current limit clamps at 420–800 mA depending on VBIAS/VIN conditions. |
| Dropout Voltage | 110 mV at 350 mA (VIN = VOUT + 0.1 V, VBIAS = VOUT + 1.4 V); enables high efficiency when VIN is minimally above VOUT. |
| Quiescent Current | 38 μA typical at 1 mA load; supports ultra-low-power standby modes without sacrificing regulation stability. |
| Noise & PSRR | 48 μVRMS (10 Hz–100 kHz); 80 dB VIN PSRR at 10 kHz; 70 dB VBIAS PSRR at 10 kHz - suitable for RF PLL and ADC supply rails. |
| Start-up Time | 140 μs to 95% of 1.7 V with 2.2 μF COUT; monotonic rise with <3% overshoot and inrush limited to 100 mA + ILOAD. |
| Operating Temp | –40°C to +125°C junction temperature; fully specified across automotive and industrial extremes. |
Pinout & Package
TPS72017YZUT is packaged in a 1.33 mm × 0.96 mm, 5-ball DSBGA (YZU) package with exposed substrate. The package is optimized for minimal PCB area and thermal resistance (RθJB = 27.5°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| OUT (A3) | Regulated output | Delivers 1.7 V to load; requires ≥2.2 μF ceramic capacitor to GND for stability and transient response. |
| NC (-) | No connection | Unbonded pad; must be left floating or connected to GND per layout guidelines - no electrical function. |
| EN (C3) | Enable control input | Active-high logic; ≥1.1 V enables regulation, ≤0.4 V disables (shutdown current ≤2 μA). |
| BIAS (C1) | Bias supply rail | Powers internal control circuitry; must be ≥(VOUT + 1.4 V) or 2.5 V (whichever is greater); bypass with ≥0.1 μF ceramic cap. |
| GND (B2) | Ground reference | Common return for IN, BIAS, EN, and OUT; connects to substrate pad for thermal and EMI performance. |
| IN (A1) | Main input power | Primary power path; VIN ≤ VBIAS always required; supports down to VOUT + 0.5 V; bypass with ≥1 μF ceramic cap. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-rail architecture (VIN + VBIAS) | Enables high-efficiency operation with VIN as low as VOUT + 0.5 V while maintaining full PSRR and transient performance via independent bias rail. |
| Light-load IN-floating regulation | Supports regulated 1.7 V output with IN unconnected and ILOAD ≤ 500 μA - ideal for deep-sleep states where upstream DC-DC is disabled. |
| Ultra-low noise & high PSRR | 48 μVRMS noise and >70 dB PSRR up to 100 kHz ensure clean supply for RF transceivers, high-speed ADCs, and PLLs. |
| Monotonic soft-start with inrush limiting | Guarantees controlled VOUT rise (<3% overshoot) and limits VIN inrush to 100 mA + ILOAD - prevents system brownouts during power-up. |
| Stable with small ceramic capacitors | Requires only 2.2 μF X5R/X7R output capacitor (ESR < 250 mΩ); eliminates need for large tantalum or electrolytic caps in compact layouts. |
Applications
| Wireless LAN Baseband | Digital Camera Image Sensor |
|---|---|
Use Scenario: Powering baseband processor and RF front-end in 2.4/5 GHz Wi-Fi modules where supply noise directly impacts EVM and sensitivity. IC Role / Device Role / Timing Role: Primary LDO supplying 1.7 V core rail to SoC and RF synthesizer; decouples noisy digital switching from sensitive analog blocks. Use Value: 48 μVRMS noise and 80 dB VIN PSRR at 10 kHz suppress switching artifacts from nearby DC-DC converters, improving receiver SNR by ≥3 dB. |
Use Scenario: Supplying CIS (CMOS image sensor) analog and digital cores in compact camera modules with tight thermal and area constraints. IC Role / Device Role / Timing Role: Dual-rail LDO delivering stable 1.7 V to sensor analog front-end while supporting dynamic power gating via EN pin. Use Value: 38 μA quiescent current and IN-floating light-load mode extend battery life during preview mode; 110 mV dropout allows use of partially discharged batteries. |
| Cellular Camera Phone Application Processor | Portable Medical Imaging Device |
Use Scenario: Regulating 1.7 V core voltage for application processors in LTE/5G smartphones where thermal density and board space are severely limited. IC Role / Device Role / Timing Role: Compact-area LDO placed adjacent to processor die; provides low-noise, fast-transient supply during burst-mode CPU activity. Use Value: 1.33 mm × 0.96 mm DSBGA footprint saves >40% board area vs. comparable SON packages; 140 μs start-up supports rapid wake-from-sleep sequences. |
Use Scenario: Powering high-resolution medical ultrasound or endoscopic imaging ASICs requiring ultra-stable, low-noise supplies in battery-operated handheld units. IC Role / Device Role / Timing Role: Precision LDO for analog signal chain biasing; operates across –40°C to +85°C ambient with guaranteed ±2% output accuracy. Use Value: Full –40°C to +125°C junction specification ensures reliability in sterilization cycles and extended field use; thermal shutdown (160°C) prevents fault propagation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS72018YZUT | Fixed 1.8 V output (vs. 1.7 V); identical pinout, package, and specs otherwise - same 350 mA rating, 110 mV dropout, 48 μVRMS noise. | Used where system requires 1.8 V core rail instead of 1.7 V; no change to layout or support components needed. | Select when target voltage matches 1.8 V; drop-in replacement with identical thermal and transient behavior. |
| TPS79517DRVR | Single-rail (no VBIAS pin); 1.7 V output, 250 mA max, 170 mV dropout at full load, higher 265 μA IQ, larger 2 mm × 2 mm WSON-6 package. | Suitable for less demanding, cost-sensitive applications where dual-rail efficiency and ultra-low IQ are not required. | Choose only if dual-rail operation and sub-40 μA quiescent current are unnecessary; requires PCB redesign due to different pinout and size. |
Compared with TPS72017YZUT, TPS72018YZUT offers identical performance at 1.8 V - making it a direct voltage variant for systems needing that rail. TPS79517DRVR lacks VBIAS support and delivers lower current with higher dropout and IQ, limiting its suitability for high-efficiency, space-constrained RF applications.
Availability
TPS72017YZUT is available at Aetrix Electronics and suitable for wireless LAN baseband, digital camera image sensors, cellular application processors, and portable medical imaging devices requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for TPS72017YZUT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of LDO design expertise and broad automotive, industrial, and consumer qualification.
The TPS720 family was engineered specifically for ultra-low-noise, dual-rail power delivery in portable RF and imaging systems - prioritizing minimal dropout, sub-40 μA quiescent current, and stable operation with tiny ceramic capacitors.
FAQ
What is the minimum required VBIAS voltage for TPS72017YZUT to operate correctly?
The TPS72017YZUT requires VBIAS ≥ (VOUT + 1.4 V) or 2.5 V, whichever is greater. For its 1.7 V output, this means VBIAS must be ≥ 3.1 V. Below this threshold, the device enters undervoltage lockout (UVLO) and disables regulation. The UVLO has 150 mV hysteresis to prevent chatter during brownout conditions. This requirement ensures sufficient headroom for the internal control circuitry to maintain regulation accuracy and PSRR performance.
Can TPS72017YZUT regulate when the IN pin is left unconnected?
Yes - the TPS72017YZUT supports regulated output with IN floating under light-load conditions (ILOAD ≤ 500 μA), drawing current exclusively from the VBIAS rail. This feature is explicitly designed for power-saving states where an upstream DC-DC converter is disabled but the LDO must maintain voltage to memory or real-time clock circuits. The output remains within ±1% of 1.7 V under these conditions, as verified across temperature and VBIAS range.
What output capacitor value and type are required for stable operation of TPS72017YZUT?
The TPS72017YZUT is stable with a minimum 2.2 μF ceramic output capacitor - X5R or X7R dielectrics are recommended for minimal ESR (<250 mΩ) and temperature drift. Larger values improve transient response but are not required for stability. Unlike many LDOs, it does not require tantalum or electrolytic capacitors. The 2.2 μF value enables compact layout in DSBGA footprint designs while meeting all AC performance specifications including load transient response (±15 mV at 350 mA step).
How does the enable (EN) pin function on TPS72017YZUT, and what happens in shutdown mode?
The EN pin on TPS72017YZUT is active-high: applying ≥1.1 V enables regulation, while ≤0.4 V forces shutdown. In shutdown, ground current drops to ≤2 μA (typical 0.5 μA), effectively disconnecting the output from VIN and halting regulation. The EN pin is TTL/CMOS-compatible and can be tied directly to VIN if enable control is unnecessary. No external pull-up is required, and the pin draws only 1 μA maximum leakage current.
Is TPS72017YZUT suitable for automotive applications, and what temperature range is guaranteed?
Yes - the TPS72017YZUT is fully specified over TJ = –40°C to +125°C, meeting AEC-Q100 stress test requirements for automotive-grade reliability. Its thermal shutdown triggers at 160°C (with 20°C hysteresis), and all electrical parameters - including ±2% output accuracy, 110 mV dropout, and 48 μVRMS noise - are guaranteed across this full junction temperature range. It is commonly deployed in infotainment, ADAS camera modules, and telematics systems where ambient temperatures exceed 105°C.
TPS72017YZUT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 6-UFBGA, DSBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 4.5V
- Voltage - Output (Min/Fixed):
- 1.7V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.2V @ 350mA
- Current - Output:
- 350mA
- Current - Quiescent (Iq):
- 38 µA
- Current - Supply (Max):
- 80 µA
- PSRR:
- 85dB ~ 50dB (10Hz ~ 1MHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Under Voltage Lockout (UVLO)
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 5-DSBGA (0.96x1.33)
TPS72017YZUT FAQ
1.How can I place an order for TPS72017YZUT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS72017YZUT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS72017YZUT reliable?
The price and inventory of TPS72017YZUT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS72017YZUT is usually 5 days.
3.What payment methods are accepted for TPS72017YZUT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS72017YZUT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS72017YZUT?
TPS72017YZUT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS72017YZUT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS72017YZUT?
For technical support, including TPS72017YZUT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS72017YZUT requirements.
6.How does Aetrix verify that TPS72017YZUT is sourced from the original manufacturer or authorized distributors?
All TPS72017YZUT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS72017YZUT meets industry standards.
7.What is the process for return or replacement of TPS72017YZUT?
All TPS72017YZUT units undergo pre-shipment inspection (PSI). If there is an issue with TPS72017YZUT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS72017YZUT part is unused and in its original packaging.
Return procedure for TPS72017YZUT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS72017YZUT Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

