My Inquiry
My Account
Texas Instruments TPS72023YZUR
- Part No.:
- TPS72023YZUR
- Manufacturer:
- Texas Instruments
- Package:
- 6-UFBGA, DSBGA
- Datasheet:
-
TPS72023YZUR.pdf
- Description:
- IC REG LINEAR WSCP
- Quantity:
- Payment:
- Shipping:
Inventory:3,874
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS72023YZUR from Texas Instruments is a 350 mA ultra-low VIN, RF-grade low-dropout linear regulator with dedicated BIAS pin architecture for dual-rail efficiency optimization. It delivers 2.3 V output at ±2% accuracy over –40°C to 125°C, achieves 110 mV dropout at full load, and maintains 48 μVRMS output noise (10 Hz–100 kHz) - enabling stable core voltage regulation in RF-sensitive portable systems such as cellular camera phones and wireless LAN modules.
For engineers reviewing the TPS72023YZUR datasheet, TPS72023YZUR pinout, TPS72023YZUR application, or TPS72023YZUR equivalent, key selection criteria include its bias-supplied control rail (enabling VIN as low as VOUT + 0.5 V), monotonic 140 μs startup with 100 mA + ILOAD inrush limiting, and stability with only 2.2 μF ceramic output capacitance - critical for space-constrained, battery-powered designs requiring high PSRR and low quiescent current.
Technical Context
The TPS72023YZUR implements a dual-rail architecture where the main power path flows through IN (minimum VIN = VOUT + 0.5 V), while the BIAS pin (≥2.5 V or VOUT + 1.4 V) powers the internal control circuitry independently. This decoupling enables high efficiency in low-VIN applications, such as when VIN is sourced from a DC-DC converter output.
It features an NMOS pass transistor with built-in body diode, integrated thermal shutdown (160°C trip), undervoltage lockout on BIAS (2.41–2.49 V threshold with 150 mV hysteresis), and active-high EN pin compatible with TTL/CMOS logic. The device supports light-load regulation with IN floating - sourcing up to 500 μA from BIAS while maintaining output regulation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 2.3 V, factory-programmed via on-chip EEPROM; ±2% tolerance over full temperature/load range ensures reliable core voltage for digital baseband ICs. |
| Max Output Current | 350 mA continuous; supports power rails for image sensors, RF transceivers, and microcontroller cores in handheld devices. |
| Dropout Voltage | 110 mV at 350 mA (VIN ≥ VOUT + 0.5 V); enables operation from deeply discharged batteries or low-headroom DC-DC outputs. |
| Quiescent Current | 38 μA typical; minimizes standby power loss in always-on subsystems like camera wake-up circuits. |
| Output Noise | 48 μVRMS (10 Hz–100 kHz); meets stringent RF noise requirements for cellular front-end and WLAN PHY supply domains. |
| PSRR | 80 dB at 10 kHz (VIN-referred), 70 dB at 10 kHz (VBIAS-referred); suppresses switching noise from adjacent DC-DC converters and bias supplies. |
| Startup Time | 140 μs to 95% VOUT(NOM) with 2.2 μF COUT; enables fast wake-up from low-power sleep states without output overshoot (>3% limited). |
Pinout & Package
TPS72023YZUR is packaged in a 1.33 mm × 0.96 mm, 5-ball DSBGA (YZU) package with bottom-side solder balls. Thermal performance is optimized via direct PCB copper connection to the substrate; no exposed thermal pad is present.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| OUT (A3) | Regulated output node | Delivers stable 2.3 V to load; requires 2.2 μF ceramic capacitor to GND for stability and transient response. |
| NC (-) | No connection | Unbonded die pad; must remain unconnected on PCB to avoid parasitic coupling or reliability risk. |
| EN (C3) | Enable control input | Active-high logic input; ≥1.1 V enables regulation, ≤0.4 V disables output and reduces ground current to 0.5–2 μA. |
| BIAS (C1) | Bias supply input | Powers internal control circuitry; must be ≥2.5 V or VOUT + 1.4 V (whichever greater); bypass with 0.1 μF ceramic capacitor. |
| GND (B2) | Ground reference | Common return for IN, BIAS, EN, and OUT; requires low-inductance connection to system ground plane. |
| IN (A1) | Main power input | Supplies output current path; max 4.5 V, must not exceed VBIAS; bypass with ≥1 μF ceramic capacitor near pin. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low dropout | 110 mV at 350 mA enables use with weak or low-voltage sources (e.g., Li-ion at end-of-discharge or buck converter outputs). |
| Dual-rail architecture | Independent BIAS rail allows VIN as low as VOUT + 0.5 V - increasing system efficiency by >15% vs single-rail LDOs in multi-converter PMUs. |
| IN-floating light-load mode | Sustains regulation with ≤500 μA load when IN is disconnected - ideal for powering retention logic during deep-sleep modes of camera processors. |
| Monotonic startup | VOUT rises with <3% overshoot and 140 μs to 95% regulation; eliminates need for external soft-start circuitry in compact layouts. |
| RF-optimized noise/PSRR | 48 μVRMS noise and 80 dB VIN PSRR at 10 kHz ensure clean supply for RF synthesizers, ADCs, and high-speed serial interfaces. |
Applications
| Cellular Camera Phone Core Supply | Wireless LAN Baseband Power |
|---|---|
Use Scenario: Powers the application processor core and ISP in smartphone camera subsystems during active capture and preview modes. IC Role / Device Role / Timing Role: Primary low-noise, high-PSRR LDO delivering regulated 2.3 V to sensitive analog/digital blocks with minimal interference from shared PMIC switching rails. Use Value: Enables 12-bit image quality by suppressing switching noise from adjacent DC-DC converters - verified by <3 mV peak-to-peak ripple under 350 mA dynamic load. |
Use Scenario: Supplies the WLAN baseband IC (e.g., TI WL1837MOD) requiring stable 2.3 V at up to 250 mA during OFDM transmission bursts. IC Role / Device Role / Timing Role: Low-noise post-regulator placed after a high-efficiency buck converter to meet IEEE 802.11ac spectral mask requirements. Use Value: Achieves 70 dB VBIAS PSRR at 100 kHz, rejecting noise from shared bias rails and ensuring EVM < -35 dB across 2.4/5 GHz bands. |
| Digital Camera Sensor Bias | Handheld Medical Imaging Module |
Use Scenario: Provides precision 2.3 V bias to CMOS image sensor analog front-end (AFE) in compact digital cameras. IC Role / Device Role / Timing Role: Ultra-low-noise LDO operating from a 3.3 V system rail, with BIAS supplied from a dedicated low-noise LDO to isolate sensor analog section. Use Value: 48 μVRMS noise prevents fixed-pattern noise (FPN) degradation - critical for low-light SNR performance in 1/2.3" sensors. |
Use Scenario: Powers FPGA-configurable signal processing chain in portable ultrasound probe with strict EMI and thermal constraints. IC Role / Device Role / Timing Role: Compact, thermally efficient LDO supporting rapid wake-from-sleep (<200 μs) while maintaining 2.3 V ±2% under variable load (10–300 mA). Use Value: 144.9°C/W RθJA (YZU package) and 38 μA IQ enable 8+ hour battery life in Class II medical devices without active cooling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS72018YZUR | Fixed 1.8 V output; identical pinout, package, and electrical specs except VOUT and associated accuracy band. | Targets 1.8 V I/O or core rails instead of 2.3 V; not suitable for systems requiring exact 2.3 V nominal regulation. | Select only if system voltage requirement matches 1.8 V - no PCB change needed, but firmware/config must validate 1.8 V compatibility. |
| TPS79523DRVR | Single-rail 2.3 V LDO in 6-pin WSON; higher IQ (265 μA), no BIAS pin, 170 mV dropout at 350 mA, requires ≥4.7 μF COUT. | Lacks IN-floating light-load mode and dual-rail efficiency; suited for simpler, non-battery-critical applications. | Choose when board area allows larger package and design does not require ultra-low IQ or bias-rail flexibility - not drop-in compatible due to different pin count and function mapping. |
Compared with TPS72023YZUR, TPS72018YZUR offers identical form-factor and performance at 1.8 V but cannot replace 2.3 V requirements, while TPS79523DRVR trades off efficiency, noise, and feature set for broader availability - making TPS72023YZUR optimal for space-constrained, RF-sensitive, battery-operated systems demanding dual-rail optimization.
Availability
TPS72023YZUR is available at Aetrix Electronics and suitable for cellular camera phones, wireless LAN baseband modules, and handheld medical imaging devices requiring stable component supply with guaranteed long-term lifecycle support.
Supply support for TPS72023YZUR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of LDO innovation for portable and RF applications.
The TPS720 family was designed specifically for ultra-low-noise, high-PSRR, dual-rail LDO regulation in battery-powered RF systems - addressing the need for efficient, compact, and spectrally clean power delivery in smartphones, IoT edge nodes, and portable medical devices.
FAQ
What is the minimum input voltage required for TPS72023YZUR to regulate 2.3 V output?
The TPS72023YZUR requires VIN ≥ VOUT + 0.5 V = 2.8 V under recommended operating conditions. However, its dual-rail architecture allows the BIAS pin to be supplied independently (≥2.5 V or VOUT + 1.4 V = 3.7 V), enabling stable regulation even when VIN is as low as 2.8 V - a key advantage over conventional single-rail LDOs. This specification is confirmed in Section 6.3 of the SBVS100E datasheet.
Can TPS72023YZUR operate with the IN pin left unconnected?
Yes - the TPS72023YZUR supports a unique IN-floating mode where it regulates the 2.3 V output under light loads (≤500 μA) using current sourced solely from the BIAS pin. This feature is explicitly documented in Sections 3 and 7.1 of the datasheet and is especially valuable in power-saving states where the upstream DC-DC converter is disabled but system retention logic remains active.
What output capacitor value and type are required for stability with TPS72023YZUR?
The TPS72023YZUR is stable with a minimum 2.2 μF ceramic output capacitor - X5R or X7R dielectrics are recommended for minimal ESR and temperature drift. Maximum ESR must be <250 mΩ. This requirement is specified in Section 6.3 (COUT = 2.2 μF) and validated across temperature in Figure 6 of the SBVS100E datasheet.
Does TPS72023YZUR include protection features beyond overcurrent and thermal shutdown?
Yes - the TPS72023YZUR integrates undervoltage lockout (UVLO) on the BIAS pin (2.41–2.49 V threshold with 150 mV hysteresis), active-high enable with TTL/CMOS-compatible thresholds (VEN(HI) = 1.1 V, VEN(LO) = 0.4 V), and inrush current limiting (100 mA + ILOAD). These protections are detailed in Sections 6.5 and 7.3 of the SBVS100E datasheet.
Is TPS72023YZUR pin-compatible with other members of the TPS720 family?
Yes - all YZU-package TPS720 variants (e.g., TPS72013YZUR, TPS72018YZUR, TPS72025YZUR) share identical 5-ball DSBGA pinout and footprint. The only differences are factory-programmed output voltage and corresponding accuracy specifications; no PCB redesign is needed when substituting within the YZU family.
TPS72023YZUR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 6-UFBGA, DSBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 4.5V
- Voltage - Output (Min/Fixed):
- 2.3V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.2V @ 350mA
- Current - Output:
- 350mA
- Current - Quiescent (Iq):
- 38 µA
- Current - Supply (Max):
- 80 µA
- PSRR:
- 85dB ~ 50dB (10Hz ~ 1MHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Under Voltage Lockout (UVLO)
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 5-DSBGA (0.96x1.33)
TPS72023YZUR FAQ
1.How can I place an order for TPS72023YZUR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS72023YZUR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS72023YZUR reliable?
The price and inventory of TPS72023YZUR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS72023YZUR is usually 5 days.
3.What payment methods are accepted for TPS72023YZUR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS72023YZUR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS72023YZUR?
TPS72023YZUR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS72023YZUR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS72023YZUR?
For technical support, including TPS72023YZUR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS72023YZUR requirements.
6.How does Aetrix verify that TPS72023YZUR is sourced from the original manufacturer or authorized distributors?
All TPS72023YZUR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS72023YZUR meets industry standards.
7.What is the process for return or replacement of TPS72023YZUR?
All TPS72023YZUR units undergo pre-shipment inspection (PSI). If there is an issue with TPS72023YZUR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS72023YZUR part is unused and in its original packaging.
Return procedure for TPS72023YZUR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS72023YZUR Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
