Texas Instruments TPS7A1409PDRVR
- Part No.:
- TPS7A1409PDRVR
- Manufacturer:
- Texas Instruments
- Package:
- 6-WDFN Exposed Pad
- Datasheet:
-
TPS7A1409PDRVR.pdf
- Description:
- 1-A, LOW INPUT AND OUTPUT VOLTAG
- Quantity:
- Payment:

- Shipping:

Inventory:2,794
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS7A1409PDRVR from Texas Instruments is a 1-A ultra-low-dropout linear regulator (LDO) optimized for battery-powered systems requiring sub-1-V input and low-output voltage regulation. It delivers 0.9 V output with ±1% accuracy over –40°C to +125°C, supports 0.7 V–2.2 V input via IN pin and 2.2 V–5.5 V bias rail via BIAS pin, and achieves 70 mV max dropout at 1 A load - enabling high-efficiency power delivery in camera modules and wearables.
For engineers reviewing the TPS7A1409PDRVR datasheet, TPS7A1409PDRVR pinout, TPS7A1409PDRVR application, or TPS7A1409PDRVR equivalent, this page provides verified technical context, package-specific pin functions, real-world transient performance data, and validated alternative options for low-voltage, high-accuracy LDO selection in space-constrained portable electronics.
Technical Context
The TPS7A1409PDRVR operates in a dual-rail architecture: the IN pin supplies the main power path (down to 0.7 V), while the BIAS pin powers internal control circuitry (2.2 V–5.5 V), decoupling reference stability from low VIN constraints. Its global UVLO requires both VIN ≥ 603 mV (rising) and VBIAS ≥ 1.42 V (rising) before enabling regulation.
It implements hybrid foldback current limiting (ICL = 1.035–2.45 A, ISC = 600 mA) and active pulldown discharge (RPULLDOWN = 36 Ω) triggered by EN low, VIN/Bias UVLO, or thermal shutdown. Transient response is specified at ±20 mV for 3 mA → 600 mA load steps in 20 µs with COUT ≥ 2.2 µF.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 0.9 V ±1% over –40°C to +125°C - enables direct powering of advanced SoC cores without external feedback. |
| Max Dropout Voltage | 70 mV at 1 A (YBK package, –40°C to +85°C) - allows operation with VIN as low as 0.97 V, maximizing battery utilization. |
| Input Voltage Range | 0.7 V–2.2 V on IN pin; 2.2 V–5.5 V on BIAS pin - separates power-path and control-path rails for LILO (low-input, low-output) efficiency. |
| Load Transient Response | ±20 mV for 3 mA ↔ 600 mA step in 20 µs - maintains stable supply during burst-mode processor or sensor activity. |
| PSRR @ 1 kHz | 80 dB at 500 mA load (VOUT = 0.8 V) - suppresses switching noise from upstream DC/DC converters feeding the IN rail. |
| Output Noise | 7.2 µVRMS (10 Hz–100 kHz, VOUT = 0.8 V) - suitable for noise-sensitive analog blocks like ADCs and RF receivers. |
| Enable Threshold | VEN(HI) = 0.6 V min, VEN(LOW) = 0.25 V max - compatible with 0.8-V logic I/O and low-voltage microcontrollers. |
Pinout & Package
TPS7A1409PDRVR uses the DRV (WSON-6) package: 2 mm × 2 mm, 6-pin wettable flank WSON with exposed thermal pad electrically tied to GND. Thermal pad must be soldered to PCB ground plane for RθJB = 32.7°C/W and reliable 1-A operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: OUT | Regulated output | Delivers 0.9 V; requires ≥2.2 µF ceramic capacitor to GND for stability and transient response. |
| 2: SENSE | Remote feedback sense | Connects to load point to compensate for PCB trace IR drop; improves regulation accuracy under dynamic load. |
| 3: EN | Active-high enable | Logic high ≥0.6 V enables regulation; logic low ≤0.25 V disables output and activates active discharge. |
| 4: BIAS | Bias supply input | Powers internal reference/control circuitry; requires ≥0.47 µF ceramic capacitor to GND for PSRR/noise performance. |
| 5: GND | Ground reference | Common return for IN, OUT, BIAS, and EN; thermal pad is internally connected to this node. |
| 6: IN | Main power input | Accepts 0.7–2.2 V input; requires ≥0.75 µF ceramic capacitor to GND to prevent instability from source impedance. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low VIN operation | Supports 0.7 V input - enables direct connection to single-cell Li-ion/Li-poly after DC/DC buck stage, extending runtime. |
| Active output discharge | 36 Ω internal pulldown resistor - discharges output capacitance rapidly upon disable, ensuring known power-down state for downstream logic. |
| Dual-rail architecture | Separate IN and BIAS inputs - isolates sensitive control circuitry from noisy or collapsing main rail, improving reliability in brownout conditions. |
| Global UVLO protection | AND-gated VIN and VBIAS UVLO (603 mV / 1.42 V rising thresholds) - prevents erratic startup when either rail is insufficient. |
| Foldback current limit | Brick-wall limit (1.035 A min) transitions to foldback below 60% VOUT - protects pass transistor during short-circuit while limiting thermal stress. |
Applications
| Camera Modules | Wireless Earbuds |
|---|---|
|
Use Scenario: Powering image sensor analog front-end and ISP core requiring clean, low-noise 0.9-V supply with fast load response during auto-exposure bursts. IC Role / Device Role / Timing Role: Primary LDO delivering regulated 0.9 V from intermediate buck output; SENSE pin compensates for flex-cable voltage drop. Use Value: 7.2 µVRMS noise and 80 dB PSRR at 1 kHz ensure minimal SNR degradation in CMOS image sensors. |
Use Scenario: Supplying Bluetooth SoC core voltage during RF transmit/receive transitions with rapid current demand changes. IC Role / Device Role / Timing Role: High-transient LDO sourcing up to 1 A; EN pin synchronized with SoC sleep/wake signals for zero-quiescent power in standby. Use Value: ±20 mV load transient response in 20 µs prevents brownout resets during 2.4-GHz packet transmission. |
| Smart Watches | Solid-State Drives (SSDs) |
|
Use Scenario: Regulating 0.9-V supply for ultra-low-power MCU and display driver IC in compact wearable form factor. IC Role / Device Role / Timing Role: Space-optimized WSON-6 LDO with thermal pad; BIAS rail powered by coin-cell backup for deterministic startup during main battery switchover. Use Value: 2 mm × 2 mm footprint and 70-mV dropout maximize usable battery range in milliamp-hour-limited designs. |
Use Scenario: Providing stable 0.9-V VDDQ to NAND flash controller during high-speed read/write operations with burst current demands. IC Role / Device Role / Timing Role: Low-noise, high-PSRR LDO placed near controller die; SENSE connection minimizes voltage droop across PCB traces during 1-A write cycles. Use Value: 1% output accuracy over temperature ensures NAND timing margins are maintained across –25°C to +85°C operating range. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-dropout LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS7A1601DGNR | Fixed 0.9 V output; 150-mA max IOUT; 0.7-V–5.5-V input; no BIAS pin; 125-mV dropout at 150 mA | Targeted at ultra-low-IQ (2.5 µA) always-on rails, not high-current loads | Select when quiescent current < 5 µA is critical and load ≤ 150 mA; not suitable for 1-A peak loads. |
| NCP114AMX18T2G | Fixed 0.9 V; 300-mA max IOUT; 0.75-V–3.6-V input; no BIAS pin; 120-mV dropout at 300 mA | Smaller 1.2 mm × 1.2 mm DFN package; lower max current; no active discharge | Choose for space-constrained, sub-300-mA applications where active discharge and 1-A capability are unnecessary. |
Compared with TPS7A1409PDRVR, TPS7A1601DGNR trades 1-A capability and dual-rail architecture for nanoamp IQ, while NCP114AMX18T2G offers smaller footprint but lacks BIAS support and active discharge - making TPS7A1409PDRVR uniquely suited for high-current, LILO, and fast-transient portable power rails.
Availability
TPS7A1409PDRVR is available at Aetrix Electronics and suitable for camera modules, wireless earbuds, and smart watches requiring stable component supply with guaranteed long-term manufacturability and full lifecycle support.
Supply support for TPS7A1409PDRVR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with leadership in power management ICs for portable and industrial applications.
The TPS7A14 family is designed specifically for ultra-low-input, ultra-low-output voltage regulation in battery-powered devices - addressing the need for high-efficiency, high-accuracy LDOs that operate below 1 V input while maintaining robust transient performance and thermal safety.
FAQ
What is the minimum input voltage required for TPS7A1409PDRVR to regulate 0.9 V output?
The TPS7A1409PDRVR requires VIN ≥ VOUT + VDO, where VDO is 70 mV (max) at 1 A and –40°C to +85°C. Thus, minimum functional VIN is 0.97 V. However, the device specifies operation down to 0.7 V on the IN pin - meaning it will not regulate below 0.97 V but remains powered and ready when VIN rises above that threshold. The BIAS pin must simultaneously be ≥1.42 V for startup.
Does TPS7A1409PDRVR require an external capacitor on the BIAS pin?
Yes, TPS7A1409PDRVR requires a minimum 0.47-µF ceramic capacitor from BIAS to GND. While not mandatory for basic stability, this capacitor is essential to maintain specified PSRR (65 dB at 1 kHz), output noise (7.2 µVRMS), and transient response performance. Omitting it degrades high-frequency noise rejection and load-step recovery.
How does the SENSE pin improve regulation accuracy in TPS7A1409PDRVR?
The SENSE pin on TPS7A1409PDRVR provides remote feedback by connecting directly to the load's power input node. This compensates for voltage drop across PCB traces between the OUT pin and load, ensuring the regulated voltage is maintained precisely at the point of use - critical for SoCs and sensors where even 20-mV droop can affect timing margins or ADC accuracy.
Can TPS7A1409PDRVR be used without the EN pin connected?
Yes, TPS7A1409PDRVR can operate without external EN control: the EN pin must be tied to either the IN or BIAS rail to enable regulation permanently. Leaving EN floating is not allowed - it may cause unpredictable startup behavior due to noise coupling. For always-on applications, connect EN directly to BIAS (preferred) or IN.
What thermal derating applies to TPS7A1409PDRVR at 1 A continuous load?
With the DRV (WSON-6) package mounted on a 2-layer PCB with 1-in² 1-oz copper pour connected to the thermal pad, TPS7A1409PDRVR has RθJA = 72.7°C/W. At 1 A and 100-mV dropout (100 mW dissipation), junction rise is ~7.3°C - well within the 125°C max TJ. Derating begins only above ~1.5 A or in restricted airflow environments; thermal shutdown triggers at 165°C.
TPS7A1409PDRVR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 6-WDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 2.2V
- Voltage - Output (Min/Fixed):
- 0.9V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.099V @ 1A
- Current - Output:
- 1A
- Current - Quiescent (Iq):
- 43 µA
- Current - Supply (Max):
- -
- PSRR:
- 90dB ~ 24dB (100Hz ~ 1MHz)
- Control Features:
- Current Limit, Enable
- Protection Features:
- Over Current, Over Temperature, Under Voltage Lockout (UVLO)
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-WSON (2x2)
TPS7A1409PDRVR FAQ
1.How can I place an order for TPS7A1409PDRVR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS7A1409PDRVR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS7A1409PDRVR reliable?
The price and inventory of TPS7A1409PDRVR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS7A1409PDRVR is usually 5 days.
3.What payment methods are accepted for TPS7A1409PDRVR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS7A1409PDRVR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS7A1409PDRVR?
TPS7A1409PDRVR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS7A1409PDRVR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS7A1409PDRVR?
For technical support, including TPS7A1409PDRVR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS7A1409PDRVR requirements.
6.How does Aetrix verify that TPS7A1409PDRVR is sourced from the original manufacturer or authorized distributors?
All TPS7A1409PDRVR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS7A1409PDRVR meets industry standards.
7.What is the process for return or replacement of TPS7A1409PDRVR?
All TPS7A1409PDRVR units undergo pre-shipment inspection (PSI). If there is an issue with TPS7A1409PDRVR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS7A1409PDRVR part is unused and in its original packaging.
Return procedure for TPS7A1409PDRVR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS7A1409PDRVR Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

