Texas Instruments TPS7A1409PYBKR
- Part No.:
- TPS7A1409PYBKR
- Manufacturer:
- Texas Instruments
- Package:
- 6-XFBGA, DSBGA
- Datasheet:
-
TPS7A1409PYBKR.pdf
- Description:
- 1-A, LOW INPUT AND OUTPUT VOLTAG
- Quantity:
- Payment:

- Shipping:

Inventory:10,254
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS7A1409PYBKR from Texas Instruments is a 1-A ultra-low-dropout linear regulator (LDO) optimized for battery-powered systems requiring sub-1-V input and low-voltage output (0.9 V fixed). It delivers 70 mV max dropout at 1 A, 1% output accuracy over –40°C to +125°C, and supports dual-rail operation with separate IN (0.7–2.2 V) and BIAS (2.2–5.5 V) supplies. It powers core logic in compact portable devices such as camera modules and wireless earbuds.
For engineers reviewing the TPS7A1409PYBKR datasheet, TPS7A1409PYBKR pinout, TPS7A1409PYBKR application, or TPS7A1409PYBKR equivalent, key selection criteria include ultra-low VIN capability, active output discharge, SENSE feedback for remote sensing, thermal shutdown behavior, and compatibility with 0.71 mm × 1.16 mm WCSP packaging.
Technical Context
The TPS7A1409PYBKR uses a dual-supply architecture: the IN pin carries the main power path (as low as 0.7 V), while the BIAS pin (2.2–5.5 V) powers internal reference and control circuitry-enabling stable regulation even when VIN is only 100 mV above VOUT. Its foldback current limit protects against short circuits, and global UVLO ensures both VIN and VBIAS exceed thresholds before enabling.
It features an active pulldown circuit (RPULLDOWN = 36 Ω) for rapid output discharge during disable, and achieves 80 dB PSRR at 1 kHz under 500 mA load. The SENSE pin enables precision regulation at the load by compensating for PCB trace resistance, critical for high-current, low-voltage rails.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 0.9 V ±1% over –40°C to +125°C - ensures stable core voltage for low-power processors and sensors. |
| Max Dropout Voltage | 70 mV at 1 A (YBK package, –40°C to +85°C) - enables operation with minimal headroom, e.g., 1.0 V IN → 0.9 V OUT. |
| Input Voltage Range | 0.7 V to 2.2 V on IN; 2.2 V to 5.5 V on BIAS - decouples power-path efficiency from bias supply constraints. |
| Load Transient Response | ±20 mV for 3 mA ↔ 600 mA step in 20 µs - maintains rail stability during burst-mode processor activity. |
| PSRR @ 1 kHz | 80 dB at 500 mA load - suppresses switching noise from upstream DC/DC converters feeding the IN rail. |
| Active Output Discharge | Enabled via internal 36-Ω pulldown - discharges output capacitance quickly upon disable, preventing floating or backfeed issues. |
| Thermal Shutdown | Triggers at 165°C junction temperature, resets at 140°C - provides robust protection during overload or poor PCB thermal design. |
Pinout & Package
TPS7A1409PYBKR is packaged in a 6-bump, 0.71 mm × 1.16 mm WCSP (YBK) with bottom-side solder balls. The package includes an exposed thermal pad electrically connected to GND for enhanced heat dissipation in space-constrained layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A1: OUT | Regulated output | Delivers 0.9 V to load; requires ≥2.2 µF ceramic capacitor to ground for stability and transient response. |
| A2: IN | Main power input | Accepts 0.7–2.2 V supply; must be ≥100 mV above VOUT for full specification compliance. |
| B1: SENSE | Feedback sense node | Connects directly to load point to compensate for IR drop in PCB traces - improves regulation accuracy at point-of-load. |
| B2: EN | Enable control | Active-high logic input; >0.6 V enables regulator, <0.25 V disables it; can be tied to IN or BIAS if always-on operation is required. |
| C1: GND | Ground reference | Common return path for IN, OUT, BIAS, and SENSE; must be low-impedance connection to system ground plane. |
| C2: BIAS | Bias supply input | Powers internal circuitry (reference, error amp); enables LILO operation; requires ≥0.1 µF ceramic capacitor to GND. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-rail input architecture | Separate IN (0.7–2.2 V) and BIAS (2.2–5.5 V) inputs enable high-efficiency LILO operation without compromising internal circuit performance. |
| SENSE feedback with remote sensing | Compensates for up to ~50 mΩ of trace resistance between OUT and load, maintaining ±1% regulation at point-of-load. |
| Active output discharge | 36-Ω internal pulldown resistor discharges COUT rapidly upon disable - eliminates need for external bleed resistors in battery-sensitive designs. |
| Foldback current limiting | Hybrid brick-wall/foldback protection limits peak current to 1.035–2.45 A and scales down to 600 mA short-circuit current - prevents thermal runaway during faults. |
| Global UVLO with AND logic | Requires both VIN > 603 mV (typ) and VBIAS > 1.42 V (typ) to enable - prevents erratic startup when either rail ramps slowly or incompletely. |
Applications
| Camera Modules | Wireless Earbuds |
|---|---|
Use Scenario: Powers image sensor and ISP core logic in ultra-thin mobile camera modules where space and battery life are critical. IC Role / Device Role / Timing Role: Ultra-low-noise, low-dropout LDO delivering stable 0.9 V to sensor analog/digital cores with fast load transient response. Use Value: Maintains 0.9 V ±1% under 3–600 mA dynamic loads, minimizing image noise and frame drop during auto-focus or HDR capture. |
Use Scenario: Supplies 0.9 V to Bluetooth SoC and audio codec in true wireless stereo (TWS) earbuds with tight thermal and size constraints. IC Role / Device Role / Timing Role: Primary core voltage regulator with active discharge to meet fast power-cycle requirements and prevent cross-talk during pairing. Use Value: 70 mV dropout enables direct use of partially discharged battery (e.g., 1.0 V cell), extending usable runtime by ~12% vs conventional LDOs. |
| Smart Watches | Solid-State Drives (SSDs) |
Use Scenario: Regulates 0.9 V for application processor and display controller in wearable devices with aggressive power budgeting. IC Role / Device Role / Timing Role: Low-quiescent, high-PSRR LDO supporting burst-mode CPU operation and SENSE-based remote regulation at display IC. Use Value: 80 dB PSRR at 1 kHz rejects noise from shared PMU switching regulators, preventing display flicker and touch jitter. |
Use Scenario: Provides 0.9 V to NAND flash controller and DRAM cache in M.2 and U.2 SSDs operating from 3.3 V or 12 V intermediate rails. IC Role / Device Role / Timing Role: High-current (1 A), low-noise LDO with thermal shutdown and foldback protection for mission-critical storage subsystems. Use Value: Active discharge ensures controlled power-down sequence during host-initiated hot-plug events, preventing data corruption. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-dropout LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS7A1601DGNR | Higher VIN range (1.1–6.5 V), no BIAS pin, 1.2-V min VOUT, 250-mV dropout at 1 A - lacks LILO capability and SENSE feedback. | Targeted at mid-voltage rails (e.g., 1.8 V, 3.3 V); unsuitable for sub-1-V core supplies or battery-fed LILO topologies. | Select only if VOUT ≥ 1.2 V and BIAS rail is unavailable; not a functional substitute for TPS7A1409PYBKR's 0.9-V LILO operation. |
| NCP114AMX18T2G | Single-supply LDO (0.8–5.5 V IN), fixed 1.8 V out, 150-mV dropout at 300 mA, no SENSE or active discharge - lower current, higher dropout, no dual-rail support. | Designed for general-purpose I/O or peripheral rails; lacks precision, speed, and safety features needed for core logic regulation. | Consider only for non-critical 1.8-V rails with modest transient demands; cannot replace TPS7A1409PYBKR in 0.9-V core or battery-edge applications. |
Compared with TPS7A1409PYBKR, both alternatives lack the dual-rail LILO architecture, SENSE feedback, and 0.9-V fixed output - making them unsuitable for next-generation ultra-low-voltage portable SoC core regulation where headroom, accuracy, and transient fidelity are paramount.
Availability
TPS7A1409PYBKR is available at Aetrix Electronics and suitable for camera modules, wireless earbuds, and smart watches requiring stable component supply across high-mix, low-volume production runs and long-lifecycle consumer programs.
Supply support for TPS7A1409PYBKR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of LDO innovation for portable and industrial applications.
The TPS7A14 product line was designed specifically for ultra-low-input, ultra-low-output battery-powered systems - enabling efficient core voltage regulation where traditional LDOs fail due to insufficient VIN–VOUT headroom.
FAQ
What is the minimum input voltage required for TPS7A1409PYBKR to regulate 0.9 V output?
The TPS7A1409PYBKR requires VIN ≥ VOUT + 100 mV for full specification compliance, meaning a minimum of 1.0 V on the IN pin. However, it can operate down to 0.7 V on IN when paired with a valid BIAS supply (≥2.2 V or VOUT + 1.4 V), though regulation accuracy and dropout performance degrade below VIN = 1.0 V. The device's global UVLO also mandates VIN > 603 mV (typ) before enabling.
Does TPS7A1409PYBKR support remote sensing, and how is it implemented?
Yes, TPS7A1409PYBKR supports remote sensing via its dedicated SENSE pin (B1). When connected directly to the load's VDD pin, the SENSE input closes the feedback loop at the point-of-load, compensating for voltage drop across PCB traces and connectors. This ensures ±1% output accuracy at the load, even with up to ~50 mΩ of series resistance between OUT and the load.
What is the purpose of the BIAS pin on TPS7A1409PYBKR, and what voltage range must it be supplied with?
The BIAS pin powers the internal reference, error amplifier, and control circuitry independently of the main IN rail. It must be supplied with 2.2 V to 5.5 V - specifically, ≥ greater of 2.2 V or VOUT(NOM) + 1.4 V - to ensure proper operation. This dual-rail architecture allows the IN pin to operate as low as 0.7 V while maintaining regulation integrity, significantly improving efficiency in LILO applications.
How does the active output discharge function work on TPS7A1409PYBKR, and what is its typical resistance?
When TPS7A1409PYBKR is disabled (EN low, UVLO triggered, or thermal shutdown), an internal MOSFET connects a 36-Ω pulldown resistor between OUT and GND. This actively discharges the output capacitance, ensuring rapid, controlled voltage decay. Discharge time depends on COUT and parallel load resistance; for example, with 10 µF COUT and no load, t ≈ 0.35 ms. Reverse current must be limited to <5% of rated output current to avoid damage.
Can TPS7A1409PYBKR be used without connecting the EN pin, and what is the recommended tie-off?
Yes, TPS7A1409PYBKR can operate without external EN control. If always-on functionality is required, the EN pin must be tied to either the IN or BIAS supply rail - both provide valid logic-high voltage (>0.6 V) to enable the regulator. Leaving EN floating is not permitted, as it may cause unpredictable enable/disable behavior due to noise susceptibility.
TPS7A1409PYBKR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 6-XFBGA, DSBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 2.2V
- Voltage - Output (Min/Fixed):
- 0.9V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.099V @ 1A
- Current - Output:
- 1A
- Current - Quiescent (Iq):
- 5.7 µA
- Current - Supply (Max):
- 620 µA
- PSRR:
- 90dB ~ 33dB (100Hz ~ 1MHz)
- Control Features:
- Current Limit, Enable
- Protection Features:
- Over Current, Over Temperature, Under Voltage Lockout (UVLO)
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-DSBGA (0.71x1.16)
TPS7A1409PYBKR FAQ
1.How can I place an order for TPS7A1409PYBKR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS7A1409PYBKR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS7A1409PYBKR reliable?
The price and inventory of TPS7A1409PYBKR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS7A1409PYBKR is usually 5 days.
3.What payment methods are accepted for TPS7A1409PYBKR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS7A1409PYBKR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS7A1409PYBKR?
TPS7A1409PYBKR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS7A1409PYBKR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS7A1409PYBKR?
For technical support, including TPS7A1409PYBKR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS7A1409PYBKR requirements.
6.How does Aetrix verify that TPS7A1409PYBKR is sourced from the original manufacturer or authorized distributors?
All TPS7A1409PYBKR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS7A1409PYBKR meets industry standards.
7.What is the process for return or replacement of TPS7A1409PYBKR?
All TPS7A1409PYBKR units undergo pre-shipment inspection (PSI). If there is an issue with TPS7A1409PYBKR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS7A1409PYBKR part is unused and in its original packaging.
Return procedure for TPS7A1409PYBKR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS7A1409PYBKR Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

