Texas Instruments TPS7A14105PDRVR
- Part No.:
- TPS7A14105PDRVR
- Manufacturer:
- Texas Instruments
- Package:
- 6-WDFN Exposed Pad
- Datasheet:
-
TPS7A14105PDRVR.pdf
- Description:
- 1-A, LOW INPUT AND OUTPUT VOLTAG
- Quantity:
- Payment:

- Shipping:

Inventory:2,984
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS7A14105PDRVR from Texas Instruments is a 1-A ultra-low-dropout linear regulator (LDO) designed for low-voltage, high-efficiency power delivery in battery-powered systems. It operates with input voltage as low as 0.7 V, delivers fixed 1.05 V output with ±1% accuracy over –40°C to +125°C, and achieves 70 mV max dropout at 1 A load. Its dual-rail architecture uses IN (0.7–2.2 V) and BIAS (2.2–5.5 V) supplies to enable stable regulation in LILO (low-input, low-output) applications such as camera modules and wearables.
For engineers reviewing the TPS7A14105PDRVR datasheet, TPS7A14105PDRVR pinout, TPS7A14105PDRVR application, or TPS7A14105PDRVR equivalent, key selection considerations include its 70-mV dropout at 1 A, active output discharge, SENSE pin for remote sensing, 80-dB PSRR at 1 kHz, and WSON-6 (2 mm × 2 mm) package with exposed thermal pad.
Technical Context
The TPS7A14105PDRVR implements a dual-supply LDO architecture where the IN pin carries the main power path (down to 0.7 V), while the BIAS pin (2.2–5.5 V) powers internal reference and control circuitry-enabling operation when VIN is only 100 mV above VOUT. This decoupling allows high PSRR (80 dB @ 1 kHz, 500 mA) and fast load transient response (±20 mV for 3 mA → 600 mA in 20 µs).
It integrates global UVLO (IN and BIAS monitored independently via AND logic), foldback current limiting (ICL = 1.035–2.45 A, ISC = 600 mA), thermal shutdown (165°C trip, 140°C reset), and active pulldown (RPULLDOWN = 36 Ω) for controlled output discharge. The SENSE pin enables Kelvin sensing to compensate for PCB trace resistance between OUT and load.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 1.05 V ±1% over –40°C to +125°C - ensures stable core voltage for low-power processors and sensors. |
| Max Dropout Voltage | 70 mV at 1 A (TJ ≤ +85°C, DRV package) - enables >93% efficiency when VIN = 1.15 V, critical for Li-ion/Li-poly single-cell systems. |
| Input Voltage Range | 0.7 V to 2.2 V on IN pin - supports direct connection to buck converter outputs or partially discharged batteries. |
| BIAS Voltage Range | 2.2 V to 5.5 V - allows use of higher-voltage rails (e.g., battery or auxiliary supply) to power internal circuitry independently. |
| Load Transient Response | ±20 mV for 3 mA ↔ 600 mA step in 20 µs - maintains voltage stability during burst-mode operation in wireless earbuds and SSD controllers. |
| PSRR @ 1 kHz | 80 dB at 500 mA load - suppresses switching noise from upstream DC/DC converters feeding the IN rail. |
| Output Noise | 7.2 µVRMS (10 Hz–100 kHz) - suitable for noise-sensitive analog blocks like ADCs and RF front-ends. |
| Active Discharge | Internal 36-Ω pulldown (P-version only) - discharges output capacitor rapidly upon disable, preventing floating states in multi-rail sequencing. |
Pinout & Package
TPS7A14105PDRVR is housed in a 6-pin WSON package (DRV variant) measuring 2 mm × 2 mm with an exposed thermal pad electrically connected to GND. The thermal pad must be soldered to a PCB ground plane for optimal thermal performance (RθJA = 72.7°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - OUT | Regulated output | Delivers 1.05 V; requires ≥2.2 µF ceramic capacitor to GND for stability and transient response. |
| 2 - SENSE | Feedback sense input | Enables remote sensing at load point to eliminate voltage drop errors from PCB traces; connect directly to load VDD. |
| 3 - EN | Enable control | Active-high logic input (VIH ≥ 0.6 V); tie to IN or BIAS if always-on operation is required. |
| 4 - BIAS | Bias supply input | Powers internal reference/control circuitry; requires ≥0.47 µF ceramic capacitor to GND for PSRR/noise performance. |
| 5 - GND | Ground reference | Common return for IN, OUT, BIAS, and EN; thermal pad is internally connected to this node. |
| 6 - IN | Main power input | Accepts 0.7–2.2 V input; requires ≥0.75 µF ceramic capacitor to GND to suppress source impedance effects. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low VIN capability | Operates with IN as low as 0.7 V - enables direct interface with sub-1-V DC/DC outputs or deeply discharged batteries. |
| Dual-rail architecture | Separate IN (power path) and BIAS (control logic) supplies - decouples efficiency from regulation accuracy in LILO conditions. |
| SENSE pin with Kelvin feedback | Compensates for up to ~100 mΩ trace resistance between OUT and load - maintains ±1% regulation at point-of-load. |
| Active output discharge | 36-Ω internal pulldown activated on disable/UVLO/thermal shutdown - ensures predictable power-down state without external components. |
| Foldback current limiting | Brick-wall limit (1.035–2.45 A) transitions to foldback below ~0.63 V - protects pass transistor during short-circuit while limiting thermal stress. |
| Global UVLO protection | AND-gated IN and BIAS UVLO (VIN: 584–623 mV rising; VBIAS: 1.15–1.7 V rising) - prevents erratic startup when either rail is marginal. |
Applications
| Camera Modules | Wireless Earbuds |
|---|---|
|
Use Scenario: Powering image sensor analog and digital cores in compact mobile cameras. IC Role / Device Role / Timing Role: Primary 1.05-V LDO delivering clean, low-noise bias to CIS pixel arrays and ADCs. Use Value: 7.2 µVRMS output noise and 80-dB PSRR prevent switching artifacts in captured images; 20-µs load transient response handles autofocus motor bursts. |
Use Scenario: Supplying Bluetooth SoC and MEMS microphones in true wireless stereo (TWS) earpieces. IC Role / Device Role / Timing Role: Fixed 1.05-V regulator for low-power DSP and RF transceiver domains. Use Value: 70-mV dropout enables >93% efficiency at 1.15-V input, extending battery life; active discharge ensures safe power sequencing with companion PMICs. |
| Smart Watches | Solid-State Drives (SSDs) |
|
Use Scenario: Regulating power to ultra-low-power MCUs and OLED display drivers in wearable form factors. IC Role / Device Role / Timing Role: Compact, thermally efficient 1-A LDO supporting dynamic voltage scaling during activity tracking. Use Value: 2-mm × 2-mm WSON package with thermal pad fits constrained layouts; ±1% accuracy maintains timing margins across temperature swings. |
Use Scenario: Providing stable 1.05-V supply to NAND flash I/O buffers and controller PHYs in M.2/U.2 SSDs. IC Role / Device Role / Timing Role: High-PSRR LDO filtering ripple from host-side 3.3-V buck converter feeding the IN rail. Use Value: 80-dB PSRR at 1 kHz suppresses switching noise that could corrupt high-speed NAND data transfers; SENSE pin compensates for PCB IR drop in dense layouts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-dropout LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS7A16105DRVR | Same 1.05-V fixed output, but rated for 250 mA only; uses single-supply architecture (no BIAS pin); 120-mV dropout at 250 mA. | Targeted at lower-current subsystems (e.g., sensors, RTCs); lacks SENSE and active discharge. | Select when load current < 250 mA and BIAS rail unavailable; not suitable for 1-A LILO systems. |
| NCP114AMX105TCG | 1.05-V fixed LDO, 300 mA rating, 150-mV dropout at 300 mA; no BIAS or SENSE pins; 65-dB PSRR @ 1 kHz. | Designed for cost-sensitive portable audio; no thermal pad, smaller 1.2-mm × 1.6-mm DFN package. | Choose for space-constrained, sub-300-mA applications where PSRR > 65 dB and active discharge are non-critical. |
Compared with TPS7A14105PDRVR, TPS7A16105DRVR trades current capability and dual-rail flexibility for smaller size and lower quiescent current, while NCP114AMX105TCG offers lower cost and footprint at the expense of PSRR, dropout, and advanced features-making TPS7A14105PDRVR the only option supporting 1-A LILO regulation with SENSE and active discharge.
Availability
TPS7A14105PDRVR is available at Aetrix Electronics and suitable for camera modules, wireless earbuds, smart watches, SSDs, and portable medical devices requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for TPS7A14105PDRVR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with leadership in power management ICs for portable and industrial applications.
The TPS7A14 product line was designed specifically for ultra-low-input, ultra-low-output voltage regulation in battery-powered devices-enabling high efficiency and precision where traditional LDOs fail due to insufficient headroom.
FAQ
What is the minimum input voltage required for TPS7A14105PDRVR to regulate 1.05 V?
The TPS7A14105PDRVR requires VIN ≥ VOUT + 100 mV under recommended operating conditions, so minimum functional input is 1.15 V. However, absolute minimum VIN is 0.7 V - regulation is not guaranteed below 1.15 V, though the device remains powered if BIAS is valid. Dropout voltage is specified at 70 mV (max) for 1 A load at TJ ≤ +85°C, confirming stable operation at VIN = 1.15 V.
Does TPS7A14105PDRVR require an external BIAS supply, and what happens if it's omitted?
Yes, TPS7A14105PDRVR requires a valid BIAS supply (2.2–5.5 V) to power internal reference and control circuitry. If BIAS is absent or below UVLO (1.15 V rising), the device disables regardless of IN and EN status due to global UVLO. Omitting BIAS prevents regulation - the LDO will not turn on even with proper VIN and EN, making BIAS mandatory for operation.
How does the SENSE pin improve regulation accuracy in TPS7A14105PDRVR?
The SENSE pin on TPS7A14105PDRVR provides remote feedback by connecting directly to the load's VDD node, bypassing PCB trace resistance between OUT and load. This eliminates voltage drop errors - for example, a 100-mΩ trace carrying 1 A would cause 100 mV error without SENSE, degrading the ±1% accuracy. With SENSE, regulation is maintained at the load, not at the IC's OUT pin.
Is active output discharge available on all TPS7A14105PDRVR units, and how is it implemented?
Active output discharge is implemented only on the "P" version of the TPS7A14 family (e.g., TPS7A14105PDRVR). It uses an internal 36-Ω MOSFET pulldown resistor activated when EN is low, IN or BIAS falls below UVLO, or thermal shutdown triggers. Discharge time depends on COUT and parallel load resistance; for a typical 10-µF output cap and no load, discharge to 10% VOUT takes ~350 µs.
What thermal derating applies to TPS7A14105PDRVR in its WSON-6 package?
In the WSON-6 (DRV) package, TPS7A14105PDRVR has RθJA = 72.7°C/W. At 1 A load with VIN = 1.15 V and VOUT = 1.05 V (100-mV drop), power dissipation is 100 mW. With 25°C ambient, junction temperature rise is ~7.3°C - well within the –40°C to +125°C operating range. For higher VIN–VOUT differentials or elevated ambient, thermal pad soldering to a 2-layer 1-in² GND copper area is essential to maintain reliability.
TPS7A14105PDRVR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 6-WDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 2.2V
- Voltage - Output (Min/Fixed):
- 1.05V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.099V @ 1A
- Current - Output:
- 1A
- Current - Quiescent (Iq):
- 43 µA
- Current - Supply (Max):
- -
- PSRR:
- 90dB ~ 24dB (100Hz ~ 1MHz)
- Control Features:
- Current Limit, Enable
- Protection Features:
- Over Current, Over Temperature, Under Voltage Lockout (UVLO)
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-WSON (2x2)
TPS7A14105PDRVR FAQ
1.How can I place an order for TPS7A14105PDRVR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS7A14105PDRVR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS7A14105PDRVR reliable?
The price and inventory of TPS7A14105PDRVR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS7A14105PDRVR is usually 5 days.
3.What payment methods are accepted for TPS7A14105PDRVR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS7A14105PDRVR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS7A14105PDRVR?
TPS7A14105PDRVR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS7A14105PDRVR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS7A14105PDRVR?
For technical support, including TPS7A14105PDRVR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS7A14105PDRVR requirements.
6.How does Aetrix verify that TPS7A14105PDRVR is sourced from the original manufacturer or authorized distributors?
All TPS7A14105PDRVR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS7A14105PDRVR meets industry standards.
7.What is the process for return or replacement of TPS7A14105PDRVR?
All TPS7A14105PDRVR units undergo pre-shipment inspection (PSI). If there is an issue with TPS7A14105PDRVR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS7A14105PDRVR part is unused and in its original packaging.
Return procedure for TPS7A14105PDRVR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS7A14105PDRVR Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

