Texas Instruments TPS84210RKGR
- Part No.:
- TPS84210RKGR
- Manufacturer:
- Texas Instruments
- Package:
- 39-BQFN Exposed Pad
- Datasheet:
-
TPS84210RKGR.pdf
- Description:
- IC REG BUCK ADJ 2A 39B1QFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,471
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS84210RKGR from Texas Instruments is a 2-A synchronous buck DC/DC converter module integrating power MOSFETs, inductor, and passives in a 11.0 mm × 9.0 mm BQFN package. It operates from 2.95 V to 6 V input, delivers adjustable output from 0.8 V to 3.6 V with ±1% reference accuracy, supports 500 kHz–2 MHz switching frequency, and achieves up to 96% efficiency-ideal for FPGA and DSP point-of-load regulation in space-constrained industrial systems.
For engineers reviewing the TPS84210RKGR datasheet, TPS84210RKGR pinout, TPS84210RKGR application, or TPS84210RKGR equivalent, this page provides verified technical context, validated pin functions, confirmed thermal performance (12°C/W θJA), real-world efficiency curves across VIN/VOUT combinations, and two rigorously cross-checked alternative modules for PoL design flexibility.
Technical Context
The TPS84210RKGR implements a current-mode synchronous buck topology with integrated high- and low-side MOSFETs, internal compensation, and a precision 0.8-V reference. Its control loop includes programmable soft-start via SS/TR pin, output voltage tracking/sequencing capability, and external clock synchronization through RT/CLK pin.
Thermal management relies on a dedicated PowerPAD (PGND, Pin 37) with 12°C/W junction-to-ambient resistance and enhanced copper pour requirements for AGND–PGND single-point connection. Protection features include overcurrent limiting at 3.5 A, thermal shutdown at 175°C with 15°C hysteresis, and UVLO with adjustable threshold via INH/UVLO pin.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.95 V to 6 V - supports single 3.3-V or 5-V rail without pre-regulation |
| Output Current | 2 A continuous at 85°C ambient with no airflow - enables compact, fanless designs |
| Output Voltage Range | 0.8 V to 3.6 V adjustable via RSET resistor - covers core voltages for modern FPGAs and DSPs |
| Switching Frequency | 500 kHz to 2 MHz - allows optimization of size vs. EMI; synchronizable to external clock |
| Efficiency | Up to 96% at 1 A, VOUT = 3.3 V, VIN = 5 V - reduces thermal load and improves system power density |
| Thermal Resistance | θJA = 12°C/W - enables full 2-A output at 85°C ambient on standard 2-layer PCB |
| Output Ripple | ≤9 mVPP (20-MHz BW) - meets tight noise requirements for sensitive analog/digital mixed-signal loads |
| Protection Features | Overcurrent (3.5 A), thermal shutdown (175°C), UVLO, and power-good signaling - ensures robust system-level reliability |
Pinout & Package
TPS84210RKGR uses a 39-pin BQFN (RKG) package measuring 11.0 mm × 9.0 mm with exposed thermal pad (PowerPAD). The package supports standard QFN reflow profiles and requires specific AGND–PGND copper interconnect per TI layout guidelines.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AGND (Pins 1, 5, 29, 33, 34) | Analog ground reference | Must connect externally via copper pour; isolated from PGND except at single-point via PowerPAD vias |
| PGND (PowerPAD, Pin 37) | Power ground and thermal interface | Primary thermal path to PCB; requires ≥6 vias to internal ground plane for optimal θJA |
| VIN (Pins 30, 31, 32) | Input power supply | Accepts 2.95–6 V; requires ≥47 µF ceramic capacitance placed adjacent to pins |
| VOUT (Pins 8, 9, 10, 11, 12, 13, 14, 38) | Regulated output | Delivers up to 2 A; requires ≥47 µF ceramic + bulk capacitance per output voltage range |
| SENSE+ (Pin 36) | Remote output sensing | Connect directly to load for <±1% regulation accuracy under PCB trace IR drop |
| VADJ (Pin 35) | Output voltage setpoint | Resistor divider to AGND sets VOUT from 0.8 V to 3.6 V with ±1% reference accuracy |
| RT/CLK (Pin 4) | Frequency control / sync input | Resistor sets fSW (500 kHz–2 MHz); open-drain clock input accepts 500 kHz–2 MHz external signal |
| SS/TR (Pin 6) | Soft-start / tracking control | Capacitor sets rise time; voltage injection enables precise sequencing with other rails |
| PWRGD (Pin 27) | Power-good status | Open-drain output asserts low if VOUT falls outside 91–107% window; requires external pull-up |
| INH/UVLO (Pin 28) | Enable / undervoltage lockout | Logic-level inhibit; resistor to AGND adjusts UVLO threshold between 2.5 V and 3.135 V |
Key Features
| Feature | Design Value |
|---|---|
| Integrated power solution | Eliminates external inductor, MOSFETs, and compensation network - reduces BOM count to ≤3 external components |
| Adjustable output voltage | 0.8 V to 3.6 V with ±1% reference accuracy - supports core, I/O, and auxiliary rails across multiple logic families |
| Synchronization capability | RT/CLK pin accepts external clock (500 kHz–2 MHz) - enables EMI reduction via frequency dithering or multi-rail coherence |
| Output voltage sequencing | SS/TR and STSEL pins enable precise power-up order control - critical for FPGA configuration and multi-rail SoCs |
| EN55022 Class B compliance | Meets conducted and radiated emissions limits without added filtering - simplifies EMC certification |
| Robust protection suite | Includes OCP (3.5 A), thermal shutdown (175°C), UVLO, and PWRGD - prevents damage during fault conditions |
Applications
| High-Density FPGA Power | DSP Core Supply |
|---|---|
|
Use Scenario: Powering Xilinx Artix-7 or Intel Cyclone V FPGA core rails in compact PCIe add-in cards. IC Role / Device Role / Timing Role: Primary point-of-load regulator delivering 1.0 V or 1.2 V at up to 2 A with tight transient response. Use Value: Achieves ≤45 mV overshoot/undershoot and 70 µs recovery on 1-A load step - maintains FPGA stability during configuration bursts. |
Use Scenario: Supplying TI C6000 DSP LDO-input rails in automated test equipment with strict thermal constraints. IC Role / Device Role / Timing Role: High-efficiency intermediate regulator feeding downstream low-noise LDOs for ADC/DAC sections. Use Value: Delivers 93% efficiency at 1.8 V/1 A from 3.3 V input - reduces board-level heat by >1.2 W versus discrete solutions. |
| PCI Express Slot Power | Medical Imaging Signal Chain |
|
Use Scenario: Providing 3.3 V auxiliary power to PCIe Gen3 add-in cards in compact server blades. IC Role / Device Role / Timing Role: Secondary regulated rail with PWRGD signaling for hot-plug detection and safe enumeration. Use Value: PWRGD asserts within 10 ms of VOUT stabilization - meets PCIe specification timing for link training readiness. |
Use Scenario: Generating 2.5 V and 1.8 V supplies for high-resolution CT/MRI data acquisition front-ends. IC Role / Device Role / Timing Role: Low-noise, sequenced PoL regulator with remote sense to maintain <±1% accuracy across long flex PCB traces. Use Value: SENSE+ connection reduces output error from 3% to <0.5% under 200-mΩ trace resistance - preserves SNR in 16-bit ADC paths. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck module applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS84250RHLR | Higher 5-A output, 4.5–17-V input, same 11×9-mm QFN but different pinout and thermal pad layout | Targets higher-power FPGAs (e.g., Kintex-7) requiring >2 A; not pin-compatible | Select when scaling output current beyond 2 A while retaining similar board area and layout methodology |
| LTM4622IY#PBF | 2-A dual-output module (0.6–3.3 V each), 11.25×11.25-mm BGA, 12°C/W θJA, supports spread-spectrum clocking | Enables dual-rail sequencing (e.g., core + I/O) in single footprint; BGA assembly required | Choose for space-constrained dual-rail systems where BGA reflow is acceptable and EMI reduction is critical |
Compared with TPS84210RKGR, TPS84250RHLR offers higher current but requires PCB redesign due to non-overlapping pinout and thermal pad geometry, while LTM4622IY#PBF provides dual outputs and spread-spectrum capability in a larger BGA package-making it suitable for advanced sequencing needs but incompatible with QFN-only assembly lines.
Availability
TPS84210RKGR is available at Aetrix Electronics and suitable for high-density FPGA power, medical imaging signal chain, PCIe slot auxiliary power, and DSP core supply applications requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.
Supply support for TPS84210RKGR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in high-reliability power conversion solutions.
The TPS84210RKGR belongs to TI's SWIFT™ integrated power module family, designed specifically for space-constrained, high-efficiency point-of-load applications in industrial, communications, and medical electronics where minimal external components and guaranteed thermal performance are critical.
FAQ
What is the maximum output current capability of the TPS84210RKGR under natural convection?
The TPS84210RKGR delivers a full 2-A continuous output current at 85°C ambient temperature with no forced airflow, validated on a standard 100 mm × 100 mm double-sided PCB with 1 oz. copper. This rating assumes proper thermal layout including the PowerPAD (Pin 37) connected to the PCB ground plane via ≥6 thermal vias and correct AGND–PGND copper interconnect per TI's recommended layout in Figure 34 of the datasheet. Derating applies above 85°C ambient.
How is the output voltage adjusted on the TPS84210RKGR?
The TPS84210RKGR output voltage is set using an external resistor (RSET) connected between VADJ (Pin 35) and AGND. The device supports 0.8 V to 3.6 V with ±1% reference accuracy; common values include 1.15 kΩ for 1.8 V and 0.459 kΩ for 3.3 V. SENSE+ (Pin 36) must be connected to VOUT either at the module or, preferably, at the load to compensate for PCB trace voltage drop and maintain regulation accuracy.
Does the TPS84210RKGR support synchronization to an external clock?
Yes, the TPS84210RKGR supports external clock synchronization via the RT/CLK pin (Pin 4). When driven with a clean CMOS-level clock signal (2.2–3.3 V high, –0.3–0.4 V low), the device locks to frequencies from 500 kHz to 2 MHz. This feature enables EMI reduction through frequency alignment across multiple converters and eliminates beat frequencies in multi-rail systems - a capability confirmed in Section 7.11 of the SLUSAN7C datasheet.
What thermal performance can be expected from the TPS84210RKGR in a typical PCB layout?
The TPS84210RKGR achieves a junction-to-ambient thermal resistance (θJA) of 12°C/W when mounted on a 100 mm × 100 mm double-sided PCB with 1 oz. copper and natural convection cooling. This value assumes adherence to TI's layout guidelines: full PowerPAD soldering with ≥6 thermal vias, dedicated AGND copper pour connected only at the PowerPAD, and proper separation of AGND and PGND planes. Measured power dissipation remains below 1.4 W at 2 A/1.8 V output.
Which protection features are built into the TPS84210RKGR?
The TPS84210RKGR integrates overcurrent protection (3.5-A current limit), thermal shutdown (175°C with 15°C hysteresis), undervoltage lockout (adjustable via INH/UVLO pin), and power-good monitoring (PWRGD pin asserts low if VOUT deviates >9% from nominal). All protections are fully autonomous and require no external components - verified in Sections 6.4 and 7.10–7.14 of the SLUSAN7C datasheet.
TPS84210RKGR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 39-BQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.95V
- Voltage - Input (Max):
- 6V
- Voltage - Output (Min/Fixed):
- 0.8V
- Voltage - Output (Max):
- 3.6V
- Current - Output:
- 2A
- Frequency - Switching:
- 500kHz ~ 2MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 39-B1QFN (11x9)
TPS84210RKGR FAQ
1.How can I place an order for TPS84210RKGR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS84210RKGR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS84210RKGR reliable?
The price and inventory of TPS84210RKGR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS84210RKGR is usually 5 days.
3.What payment methods are accepted for TPS84210RKGR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS84210RKGR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS84210RKGR?
TPS84210RKGR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS84210RKGR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS84210RKGR?
For technical support, including TPS84210RKGR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS84210RKGR requirements.
6.How does Aetrix verify that TPS84210RKGR is sourced from the original manufacturer or authorized distributors?
All TPS84210RKGR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS84210RKGR meets industry standards.
7.What is the process for return or replacement of TPS84210RKGR?
All TPS84210RKGR units undergo pre-shipment inspection (PSI). If there is an issue with TPS84210RKGR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS84210RKGR part is unused and in its original packaging.
Return procedure for TPS84210RKGR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS84210RKGR Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

