Texas Instruments TPS92075DDC/NOPB
- Part No.:
- TPS92075DDC/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- LED Drivers
- Package:
- SOT-23-6 Thin, TSOT-23-6
- Datasheet:
-
TPS92075DDC/NOPB.pdf
- Description:
- IC LED DRV OFFL TRIAC SOT23-THIN
- Quantity:
- Payment:

- Shipping:

Inventory:3,113
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS92075DDC/NOPB from Texas Instruments is a non-isolated, phase-dimmable buck PFC LED driver IC with integrated digital phase-angle decoder and analog current reference control. It delivers constant LED current across 50/60 Hz AC inputs, supports leading/trailing-edge TRIAC dimmers, and operates over –40°C to 125°C with VCC UVLO (6.4 V falling) and thermal shutdown (160°C). It targets compact, low-BOM-cost bulb replacement and area lighting designs.
For engineers reviewing the TPS92075DDC/NOPB datasheet, TPS92075DDC/NOPB pinout, TPS92075DDC/NOPB application, or TPS92075DDC/NOPB equivalent, key selection criteria include its 6-pin TSOT package, digital angle-sense synchronization, constant off-time control architecture, ASNS/ISNS threshold accuracy (±35 mV), and compatibility with both buck and buck-boost topologies in dimmable LED lamp systems.
Technical Context
The TPS92075DDC/NOPB implements a hybrid PFC controller using continuous line-cycle analysis via its ASNS pin to decode phase angle and symmetry. Its internal digital controller generates a programmable analog reference (0–1 V, 127-level DAC) that directly sets peak inductor current through ISNS feedback.
It uses constant off-time (COT) switching with COFF capacitor timing (1.20 V threshold, 33–60 Ω pull-down), enabling spread-spectrum EMI reduction and eliminating need for external frequency-setting components. The GATE driver provides 3–8 Ω sourcing/sinking capability and integrates leading-edge blanking (240 ns) and ISNS-to-GATE delay (33 ns).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Operating Range | 11–18 V - powers internal regulator and gate driver; supports resistive/auxiliary-winding start-up without linear pass device |
| ASNS Thresholds | 0.500 V (falling), 1.000 V (rising) - enables precise TRIAC conduction-angle detection for dimming and asymmetry balancing |
| ISNS Current Limit | 500 mV typical - sets maximum peak inductor current; determines LED output current via sense resistor value |
| COFF Threshold | 1.20 V ±65 mV - defines constant off-time duration; directly controls switching frequency variation for EMI reduction |
| Thermal Shutdown | 160°C activation, 140°C recovery - protects die during overload or poor heatsinking; hysteresis prevents oscillation |
| UVLO Hysteresis | 3.3 V - ensures clean power-up/power-down sequencing; rising threshold 10.5 V, falling 6.4 V |
| Package | 6-pin TSOT - surface-mount, thermally enhanced package with ψJB = 23.8°C/W for compact LED lamp PCB layouts |
Pinout & Package
TPS92075DDC/NOPB is housed in a 6-pin Thin Small Outline Transistor (TSOT) package with exposed thermal pad. Pin 1 is ASNS (angle sense input), Pin 2 is GND, Pin 3 is ISNS (current sense input), Pin 4 is GATE (MOSFET driver output), Pin 5 is VCC (bias supply), and Pin 6 is COFF (constant off-time capacitor connection).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ASNS (Pin 1) | Digital phase-angle decoder input | Detects TRIAC conduction angle via rectified AC waveform; triggers internal 256-sample line period calibration |
| GND (Pin 2) | Reference ground | Common return for ISNS, ASNS, VCC, and GATE; must be low-impedance to avoid sensing errors |
| ISNS (Pin 3) | Peak current sense comparator input | Compares sense resistor voltage against DAC-controlled reference to terminate MOSFET on-time |
| GATE (Pin 4) | Power MOSFET gate driver | Drives external high-side switch with 3–8 Ω drive strength; includes 240 ns leading-edge blanking |
| VCC (Pin 5) | Bias supply input | Accepts 11–18 V; powers internal logic and gate driver; features UVLO (6.4 V fall) and OVP (18 V) |
| COFF (Pin 6) | Constant off-time timing node | Connects to RC network; voltage ramp to 1.20 V ends off-time and initiates next switching cycle |
Key Features
| Feature | Design Value |
|---|---|
| Digital phase-angle decoding | Real-time analysis of ASNS signal length and symmetry enables flicker-free dimming and TRIAC compatibility without external microcontroller |
| Phase-symmetry balancing | Line-cycle-by-line-cycle adjustment of reference when positive/negative conduction angle difference exceeds 20%, eliminating visible LED current ripple |
| Active hold function | Increases reference at end of ASNS conduction window to suppress input filter resonance and prevent output flicker in buck topology |
| Ramp-mode PFC | Generates triangular 0–1 V reference synchronized to line when conduction >70%, achieving >0.9 PF and low THD without complex compensation |
| Lossless start-up support | VCC UVLO with 3.3 V hysteresis and 10.5 V rising threshold allows direct use of auxiliary winding or resistive start-up, eliminating linear regulator losses |
Applications
| LED Bulb Replacement | Dimmable Area Lighting |
|---|---|
|
Use Scenario: Retrofit A19/E26 screw-base LED bulbs compatible with legacy wall-mounted TRIAC dimmers. IC Role / Device Role / Timing Role: Primary PFC controller and dimming interface; regulates constant LED current while decoding phase angle and maintaining >0.9 power factor. Use Value: Eliminates need for separate dimmer interface IC and analog reference circuitry; enables <12 mm height form factor using TSOT-6 and buck topology. |
Use Scenario: Commercial downlights and panel lights requiring smooth 10–100% dimming range with no audible noise or visible flicker. IC Role / Device Role / Timing Role: Constant off-time buck controller with digital synchronization; manages ASNS-triggered reference transitions between DC and ramp modes. Use Value: Reduces BOM count by integrating phase decoding, reference generation, and gate drive-cutting bill-of-materials by ≥4 components versus discrete solutions. |
| Non-Dimmable Lamp Drivers | TRIAC-Compatible Buck-Boost Modules |
|
Use Scenario: Cost-sensitive GU10 or PAR30 lamps where dimming is not required but high PF and low THD are mandated by energy standards. IC Role / Device Role / Timing Role: Fixed-reference PFC controller operating in non-dimming mode; generates triangular reference synchronized to 50/60 Hz line. Use Value: Achieves >0.95 PF and <20% THD without active current shaping; eliminates need for boost stage or additional control ICs. |
Use Scenario: High-voltage LED strings (>48 V) powered from universal AC input where buck topology cannot maintain regulation across full dimming range. IC Role / Device Role / Timing Role: Phase-dimming controller adapted for buck-boost topology; ASNS signal delayed via Zener-capacitor network to extend conduction window. Use Value: Extends usable dimming range by 15–20% compared to buck-only implementation; maintains stable current even at <10% dimmer setting. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LED driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS92074DDCR | Same 6-pin TSOT package and pinout; lacks digital phase decoder and ASNS functionality - operates only in fixed-reference mode | Suitable only for non-dimmable, constant-current LED drivers; no TRIAC compatibility or dimming curve control | Select when dimming is unnecessary and lowest BOM cost is critical; requires external dimming interface if needed later |
| NCL30001DR2G | 8-pin SOIC; analog-based phase decoder with fixed 120° minimum conduction angle; no digital symmetry balancing or active hold | Supports basic leading-edge dimming but exhibits higher flicker risk under asymmetric TRIAC loads and deep dimming | Choose for legacy design continuity or where TI ecosystem integration is not required; verify dimmer compatibility per installation |
Compared with TPS92075DDC/NOPB, TPS92074DDCR removes dimming intelligence to reduce cost and complexity, while NCL30001DR2G relies on analog timing with less robust asymmetry handling - making TPS92075DDC/NOPB the only option supporting seamless transition between dimming/non-dimming modes and active flicker suppression.
Availability
TPS92075DDC/NOPB is available at Aetrix Electronics and suitable for LED bulb replacement, dimmable area lighting, and non-dimmable lamp drivers requiring stable component supply, long-lifecycle support, and consistent parametric performance across production batches.
Supply support for TPS92075DDC/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and power management technologies, with decades of leadership in LED driver innovation and automotive-grade reliability.
The TPS92075 belongs to TI's AC-DC LED driver product line, designed specifically for phase-dimmable, single-stage PFC solutions targeting compact, high-efficiency, and flicker-free LED lighting across residential and commercial applications.
FAQ
What is the primary function of the ASNS pin on the TPS92075DDC/NOPB?
The ASNS pin on the TPS92075DDC/NOPB serves as the dedicated input for detecting the phase conduction angle of a TRIAC dimmer. It samples the rectified AC waveform to determine rising and falling edges, enabling the internal digital controller to compute conduction length, line frequency, and symmetry. This information directly drives dimming level interpretation, ramp-mode activation, and phase-asymmetry balancing algorithms within the TPS92075DDC/NOPB.
Does the TPS92075DDC/NOPB support both leading-edge and trailing-edge dimmers?
Yes, the TPS92075DDC/NOPB explicitly supports both leading-edge (TRIAC-based) and trailing-edge (electronic low-voltage) dimmers. Its digital phase-angle decoder analyzes the ASNS signal shape and timing to adapt reference generation and current regulation accordingly. This dual compatibility is confirmed in the official datasheet SLUSB88B under Features and Applications sections, and is enabled by the device's ability to interpret conduction-angle symmetry and adjust control behavior in real time.
How does the TPS92075DDC/NOPB implement power factor correction without a boost converter?
The TPS92075DDC/NOPB achieves >0.9 power factor in buck topology through its patented digital reference control: it dynamically shapes the analog current reference (0–1 V) into a triangular waveform synchronized to the AC line when conduction exceeds 70%. This emulates sinusoidal current draw without requiring a boost stage. The reference is generated internally and applied to the ISNS comparator, ensuring inductor current follows the desired envelope - all within a single-stage buck architecture.
What is the purpose of the COFF pin on the TPS92075DDC/NOPB?
The COFF pin on the TPS92075DDC/NOPB sets the constant off-time duration for the hysteretic switching controller. An external RC network connected to COFF ramps voltage until it reaches the internal 1.20 V threshold, at which point the off-time ends and the next switching cycle begins. This mechanism inherently varies switching frequency to create a spread-spectrum effect, easing EMI filter requirements and reducing conducted emissions - a key enabler of compact, low-cost LED lamp designs using the TPS92075DDC/NOPB.
Can the TPS92075DDC/NOPB operate without an ASNS signal?
Yes, the TPS92075DDC/NOPB can operate without an ASNS signal. If the ASNS pin is grounded or left unconnected, the device defaults to a static 0.394 V (50/127) reference and functions as a fixed-output, non-dimmable LED driver. In this mode, ramp-mode PFC, phase-symmetry balancing, and active hold are disabled, but constant-current regulation and basic protection features (OVP, thermal shutdown, UVLO) remain fully functional - providing a simplified fallback configuration for cost-sensitive or non-dimming applications using the TPS92075DDC/NOPB.
TPS92075DDC/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- SOT-23-6 Thin, TSOT-23-6
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- AC DC Offline Switcher
- Topology:
- Step-Down (Buck), Step-Up (Boost)
- Internal Switch(s):
- No
- Number of Outputs:
- 1
- Voltage - Supply (Min):
- 11V
- Voltage - Supply (Max):
- 18V
- Voltage - Output:
- -
- Current - Output / Channel:
- -
- Frequency:
- -
- Dimming:
- Triac
- Applications:
- Lighting
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-THIN
TPS92075DDC/NOPB FAQ
1.How can I place an order for TPS92075DDC/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS92075DDC/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS92075DDC/NOPB reliable?
The price and inventory of TPS92075DDC/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS92075DDC/NOPB is usually 5 days.
3.What payment methods are accepted for TPS92075DDC/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS92075DDC/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS92075DDC/NOPB?
TPS92075DDC/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS92075DDC/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS92075DDC/NOPB?
For technical support, including TPS92075DDC/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS92075DDC/NOPB requirements.
6.How does Aetrix verify that TPS92075DDC/NOPB is sourced from the original manufacturer or authorized distributors?
All TPS92075DDC/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS92075DDC/NOPB meets industry standards.
7.What is the process for return or replacement of TPS92075DDC/NOPB?
All TPS92075DDC/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with TPS92075DDC/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS92075DDC/NOPB part is unused and in its original packaging.
Return procedure for TPS92075DDC/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS92075DDC/NOPB Tags

-
BCR402RE6327HTSA1
Infineon Technologies

-
BCR430UXTSA2
Infineon Technologies

-
BCR420UE6433HTMA1
Infineon Technologies

-
BCR420UE6327HTSA1
Infineon Technologies

-
BCR421UE6327HTSA1
Infineon Technologies

-
LYT1604D-TL
Power Integrations

-
HV9910CLG-G
Microchip Technology

-
CL2N8-G
Microchip Technology

-
BCR420UW6-7
Diodes Incorporated

-
BCR421UW6-7
Diodes Incorporated

-
BCR420UFD-7
Diodes Incorporated

-
BCR421UFD-7
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

