My Inquiry
My Account
Texas Instruments TPS92075DR/NOPB
- Part No.:
- TPS92075DR/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- LED Drivers
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
TPS92075DR/NOPB.pdf
- Description:
- IC LED DRIVER OFFL TRIAC 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:4,639
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS92075DR/NOPB from Texas Instruments is a non-isolated, phase-dimmable buck PFC LED driver IC with integrated digital phase-angle decoder and analog current reference control. It delivers constant LED current across 50/60 Hz AC input, supports leading/trailing-edge TRIAC dimmers, and operates over –40°C to 125°C with VCC UVLO at 6.4 V (falling) and 9.8 V (rising). It enables compact, low-BOM-cost bulb-replacement LED lamps.
For engineers reviewing the TPS92075DR/NOPB datasheet, TPS92075DR/NOPB pinout, TPS92075DR/NOPB application, or TPS92075DR/NOPB equivalent, key selection criteria include its digital angle-sense synchronization, constant off-time control architecture, ASNS/ISNS threshold accuracy (0.500 V ±35 mV), thermal shutdown at 160°C, and compatibility with SOIC-8 and TSOT-6 packages.
Technical Context
The TPS92075DR/NOPB implements a hysteretic, peak-current-controlled, constant off-time switching architecture that regulates LED current by dynamically adjusting both peak inductor current (via ISNS threshold of 500 mV ±55 mV) and cycle off-time (set by COFF capacitor and 1.20 V threshold). Its internal digital controller continuously samples the ASNS signal to decode conduction angle, synchronize to line frequency (45–65 Hz), and select between DC mode (dimming) and triangular ramp mode (non-dimming >70% duty).
Phase-symmetry balancing compensates for TRIAC asymmetry >20% by line-cycle-adjusting the controlled reference; active hold extends output energy delivery post-ASNS-fall to suppress input filter ringing in buck topology. The device integrates VCC UVLO (6.4 V/9.8 V), overvoltage protection (18.0–20.0 V), and thermal shutdown (160°C/140°C hysteresis) without external components.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC UVLO Threshold | 6.4 V (falling), 9.8 V (rising): Ensures reliable start-up and shut-down across resistive, coupled-inductor, or auxiliary-winding bias methods. |
| ASNS Threshold Accuracy | 0.500 V ±35 mV (falling), 1.00 V ±100 mV (rising): Enables precise conduction-angle detection for dimmer compatibility and flicker-free operation. |
| ISNS Current Limit | 500 mV ±55 mV: Sets peak inductor current via external sense resistor; directly determines maximum LED current per cycle. |
| COFF Off-Time Threshold | 1.20 V ±65 mV: Controls constant off-time duration (up to 280 µs); defines minimum switching frequency and EMI spread spectrum behavior. |
| Thermal Shutdown | 160°C activation, 20°C hysteresis: Protects die during overload or poor heatsinking; resumes operation at ~140°C without latch-off. |
| Operating Junction Temp | –40°C to 125°C: Supports industrial and outdoor LED lamp environments without derating in standard PCB layouts. |
| GATE Drive Strength | RGATE(H)/RGATE(L) = 3–8 Ω: Delivers fast MOSFET turn-on/turn-off for high-efficiency buck conversion with minimal gate loss. |
Pinout & Package
TPS92075DR/NOPB is packaged in an 8-pin SOIC (D) with exposed pad thermal performance optimized for LED driver thermal management. Pin functions are validated per TI SLUSB88B datasheet Figure 12 (SOIC top view) and Table 1.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 | GND | Power and signal ground reference; connects to PCB thermal pad for heat dissipation. |
| 2 | COFF | Off-time timing node: external RC network sets constant off-time; 1.20 V comparator threshold defines tOFF. |
| 3 | VCC | Bias supply input: powers internal regulator and gate driver; includes UVLO (6.4 V/9.8 V) and OVP (18–20 V). |
| 4 | GATE | MOSFET gate driver output: 3–8 Ω sourcing/sinking capability drives external N-channel switch in buck topology. |
| 5 | ISNS | Current sense input: monitors voltage across external sense resistor to regulate peak inductor current. |
| 6 | NC | No connect: unused pin; must remain unconnected per datasheet. |
| 7 | NC | No connect: unused pin; must remain unconnected per datasheet. |
| 8 | ASNS | Angle sense input: detects TRIAC conduction angle via rising/falling thresholds (0.500 V / 1.00 V) for digital decoding. |
Key Features
| Feature | Design Value |
|---|---|
| Digital phase-angle decoder | Processes ASNS signal to distinguish leading/trailing-edge dimmers and compute conduction angle with 150 µs noise immunity. |
| Phase-symmetry balancing | Adjusts LED current reference line-cycle-by-line-cycle when TRIAC positive/negative conduction asymmetry exceeds 20%, eliminating visible flicker. |
| Active hold control | Increases current reference after ASNS-fall in buck topology to suppress input filter resonance and maintain stable light output near zero-crossing. |
| Emulated spread-spectrum EMI reduction | Varying off-time (up to 280 µs) creates frequency dithering, relaxing input EMI filter requirements and reducing component count. |
| Patent-pending reference generation | Switches between DC reference (dimming) and synchronized triangular ramp (non-dimming) to achieve >0.9 PF and low THD without additional circuitry. |
Applications
| Bulb Replacement | Dimmable Area Lighting |
|---|---|
Use Scenario: Retrofit A19 or PAR30 LED bulbs replacing incandescent/halogen lamps in residential wall dimmer circuits. IC Role / Device Role / Timing Role: Primary PFC LED driver controlling buck converter stage; decodes TRIAC phase angle and regulates constant current using ISNS feedback. Use Value: Eliminates need for external hold circuitry while maintaining flicker-free dimming down to 10% with standard leading-edge dimmers. |
Use Scenario: Commercial ceiling-mounted LED troffers or panel lights operating from 120/230 VAC with multi-location dimming controls. IC Role / Device Role / Timing Role: Non-isolated buck PFC controller managing LED string current; synchronizes to 50/60 Hz line via ASNS and maintains >0.95 power factor in ramp mode. Use Value: Achieves <15% THD and meets IEC 61000-3-2 Class C limits with only passive input filter, reducing BOM cost and board area. |
| TRIAC-Compatible Smart Lamps | Outdoor Dimmable Fixtures |
Use Scenario: Wi-Fi/Zigbee-enabled smart bulbs requiring native TRIAC dimmer compatibility without firmware intervention. IC Role / Device Role / Timing Role: Analog-digital hybrid controller generating dynamic current reference; handles deep dimming (<5% conduction) via ASNS signal loss recovery (42/127 default reference). Use Value: Maintains stable light output across wide temperature range (–40°C to 125°C) with no calibration required, enabling drop-in smart bulb designs. |
Use Scenario: Streetlight or parking lot fixtures exposed to ambient temperatures from –40°C to 85°C, powered from 277 VAC distribution. IC Role / Device Role / Timing Role: High-reliability LED driver IC with thermal foldback support (via COFF thermistor network) and robust VCC OVP (18–20 V). Use Value: Prevents thermal runaway under sustained overload or poor ventilation via 160°C shutdown and 20°C hysteresis, extending field lifetime. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar phase-dimmable LED driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NCP1083DR2G | Fixed-frequency PWM (not constant off-time); no integrated digital dimmer decoder; requires external zero-cross detection. | Lacks phase-symmetry balancing and active hold; higher THD and reduced deep-dimming compatibility. | Choose when lower system cost outweighs dimmer compatibility and flicker performance; requires additional timing components. |
| IRS2541PBF | Analog-based phase decoder; no digital synchronization or ramp-mode PFC; fixed 500 kHz switching frequency. | Cannot adapt reference shape to conduction angle; limited to basic leading-edge dimmers; no ASNS-loss recovery. | Prefer for legacy designs where digital features are unnecessary and thermal margin is ample; lacks TPS92075DR/NOPB's emulated spread spectrum. |
Compared with NCP1083DR2G and IRS2541PBF, the TPS92075DR/NOPB provides superior dimmer interoperability through real-time digital angle analysis, eliminates flicker via phase-symmetry balancing, and achieves higher power factor with adaptive ramp-mode control-enabling smaller input filters and broader global dimmer certification.
Availability
TPS92075DR/NOPB is available at Aetrix Electronics and suitable for bulb replacement, dimmable area lighting, and outdoor LED fixture applications requiring stable component supply, long-lifecycle support, and full traceability.
Supply support for TPS92075DR/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in LED lighting control ICs.
The TPS92075DR/NOPB belongs to TI's AC-DC LED driver product line, engineered specifically for TRIAC-dimmable, non-isolated buck/buck-boost LED systems demanding high power factor, low THD, and flicker-free operation in compact form factors.
FAQ
What is the primary function of the ASNS pin on the TPS92075DR/NOPB?
The ASNS pin on the TPS92075DR/NOPB serves as the sole input for digital phase-angle decoding. It detects the rising and falling edges of the rectified AC waveform to determine TRIAC conduction angle, enabling dimmer type identification (leading/trailing edge), line frequency synchronization (45–65 Hz), and real-time reference generation. Its 0.500 V falling and 1.00 V rising thresholds provide noise immunity against transients shorter than 150 µs.
How does the TPS92075DR/NOPB achieve power factor correction without a dedicated PFC stage?
The TPS92075DR/NOPB achieves >0.9 power factor through adaptive reference shaping-not a separate boost PFC stage. In non-dimming mode (>70% conduction), it generates a triangular ramp reference synchronized to the AC line, causing inductor current to follow a quasi-sinusoidal shape. This inherent current shaping, combined with constant off-time control and phase-symmetry balancing, meets IEC 61000-3-2 Class C without added magnetics or controllers.
Can the TPS92075DR/NOPB operate without an ASNS signal?
Yes-the TPS92075DR/NOPB can operate without an ASNS signal. When ASNS is grounded or lost (e.g., below 250 µs conduction), the device defaults to a static 0.33 V (42/127) reference, enabling basic constant-current operation. However, dimming, ramp-mode PFC, phase-symmetry balancing, and active hold are disabled-making this mode suitable only for non-dimmable applications with simplified BOM.
What thermal protection mechanisms are built into the TPS92075DR/NOPB?
The TPS92075DR/NOPB integrates two thermal protections: (1) Thermal shutdown triggers at ~160°C junction temperature, forcing GATE low until die cools to ~140°C (20°C hysteresis); (2) Thermal foldback can be implemented externally by adding an NTC thermistor in the COFF timing network, progressively shortening off-time and reducing LED current before shutdown occurs-enhancing reliability in sealed fixtures.
Is the TPS92075DR/NOPB pin-compatible with other members of the TPS920xx family?
No-the TPS92075DR/NOPB is not pin-compatible with other TPS920xx variants. Its SOIC-8 pinout (with NC pins at 6 and 7) differs from the 6-pin TSOT package (TPS92075DDCR) and earlier TPS92074 (different ISNS/ASNS mapping). Substituting requires PCB layout revision; always verify pin functions against SLUSB88B Section 6.1 before replacement.
TPS92075DR/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- AC DC Offline Switcher
- Topology:
- Step-Down (Buck), Step-Up (Boost)
- Internal Switch(s):
- No
- Number of Outputs:
- 1
- Voltage - Supply (Min):
- 11V
- Voltage - Supply (Max):
- 18V
- Voltage - Output:
- -
- Current - Output / Channel:
- -
- Frequency:
- -
- Dimming:
- Triac
- Applications:
- Lighting
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
TPS92075DR/NOPB FAQ
1.How can I place an order for TPS92075DR/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS92075DR/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS92075DR/NOPB reliable?
The price and inventory of TPS92075DR/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS92075DR/NOPB is usually 5 days.
3.What payment methods are accepted for TPS92075DR/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS92075DR/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS92075DR/NOPB?
TPS92075DR/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS92075DR/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS92075DR/NOPB?
For technical support, including TPS92075DR/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS92075DR/NOPB requirements.
6.How does Aetrix verify that TPS92075DR/NOPB is sourced from the original manufacturer or authorized distributors?
All TPS92075DR/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS92075DR/NOPB meets industry standards.
7.What is the process for return or replacement of TPS92075DR/NOPB?
All TPS92075DR/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with TPS92075DR/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS92075DR/NOPB part is unused and in its original packaging.
Return procedure for TPS92075DR/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS92075DR/NOPB Tags
-
BCR402RE6327HTSA1
Infineon Technologies
-
BCR430UXTSA2
Infineon Technologies
-
BCR420UE6433HTMA1
Infineon Technologies
-
BCR420UE6327HTSA1
Infineon Technologies
-
BCR421UE6327HTSA1
Infineon Technologies
-
LYT1604D-TL
Power Integrations
-
HV9910CLG-G
Microchip Technology
-
CL2N8-G
Microchip Technology
-
BCR420UW6-7
Diodes Incorporated
-
BCR421UW6-7
Diodes Incorporated
-
BCR420UFD-7
Diodes Incorporated
-
BCR421UFD-7
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
