Texas Instruments TRF372017IRGZR
- Part No.:
- TRF372017IRGZR
- Manufacturer:
- Texas Instruments
- Category:
- RF Modulators
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
TRF372017IRGZR.pdf
- Description:
- RF MODULATOR 300MHZ-4.8GHZ 48QFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,984
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TRF372017IRGZR from Texas Instruments is a fully integrated IQ modulator with on-chip integer/fractional PLL and VCO, operating from 300 MHz to 4.8 GHz LO frequency, delivering 11.5 dBm P1dB, 26 dBm OIP3, –132 dBc/Hz phase noise at 1 MHz offset (fVCO = 2.3 GHz), and –160 dBm/Hz noise floor - used in LTE and WCDMA wireless infrastructure transceivers.
For engineers reviewing the TRF372017IRGZR datasheet, TRF372017IRGZR pinout, TRF372017IRGZR application, or TRF372017IRGZR equivalent, key selection considerations include its dual-path baseband interface (BBI_P/N, BBQ_P/N), SPI-controlled VCO tuning and DC offset calibration, integrated charge pump (CP_OUT), and RFOUT/LO_OUT differential outputs supporting external or internal LO architectures.
Technical Context
The TRF372017IRGZR integrates a high-linearity IQ modulator with a wide-tuning-range VCO (2.4–4.8 GHz) and programmable RF dividers (÷1/2/4/8), enabling direct upconversion across cellular and broadband wireless bands. Its PLL supports both integer and fractional-N modes with configurable PFD frequency up to 100 MHz and SPI-programmable charge pump current (1.94 mA typical).
Baseband inputs accept differential I/Q signals with internal 1.7-V common-mode generation and 8-bit D/A-controlled DC offset adjustment; RF output is internally matched to 50 Ω, while LO outputs (LO_OUT_P/N) are open-collector requiring external pull-ups. Power-save mode (PS pin) maintains VCO lock while reducing supply current by >50%.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| LO Frequency Range | 300 MHz to 4.8 GHz - enables single-device coverage of LTE Bands 1–42, WCDMA, TD-SCDMA, and WiMAX. |
| P1dB Output Power | 11.5 dBm at 2150 MHz - sufficient for direct drive of PA stages without intermediate gain stages in macro/micro base stations. |
| OIP3 | 26 dBm - ensures linear operation under multi-carrier WCDMA conditions with low ACPR degradation. |
| Phase Noise | –132 dBc/Hz at 1 MHz offset (fVCO = 2.3 GHz) - meets stringent EVM requirements for 64-QAM LTE transmission. |
| ACPR (WCDMA) | –75 dBc at –8 dBm output - validated for single-carrier WCDMA compliance per 3GPP TS 25.104. |
| Baseband Bandwidth | 1000 MHz - supports wide instantaneous bandwidths required for carrier aggregation and high-order modulation. |
| Supply Current (LO on) | 250 mA @ 3.3 V, 148 mA @ 5 V - total ~398 mA - defines thermal design and power delivery requirements for dense RF modules. |
Pinout & Package
TRF372017IRGZR is housed in a 48-pin VQFN package (7.0 mm × 7.0 mm, 0.5-mm pitch) with exposed thermal pad. Pin functions are defined per TI SLWS224E Rev E datasheet.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BBI_P / BBI_N BBQ_P / BBQ_N |
Differential I/Q baseband inputs | Accept 100-Ω terminated AC-coupled signals; support internal 1.7-V VCM and 8-bit DC offset correction via SPI. |
| RFOUT | Modulated RF output | 50-Ω matched single-ended output; AC-coupled, optimized for direct connection to PA input or filter network. |
| LO_OUT_P / LO_OUT_N | Differential LO output | Open-collector; requires external 50-Ω pull-up to VCC_LO1/LO2 - enables flexible LO distribution in multichannel systems. |
| EXT_VCO | External LO input | High-impedance AC-coupled port - allows substitution of external VCO or synthesizer for improved phase noise or frequency agility. |
| CP_OUT | Charge pump output | Drives external loop filter; connects to passive RC network defining PLL bandwidth and stability in fractional-N mode. |
| VTUNE | VCO tuning voltage input | Accepts analog control voltage (0.3–3.0 V); used when bypassing internal PLL for external tuning or calibration loops. |
| CLK / DATA / LE | 3-wire SPI interface | Asynchronous serial bus (no CS pin); LE latches data on rising edge - compatible with standard microcontroller GPIO timing. |
| PS | Power-save enable | Active-high signal; reduces total current by >50% while preserving VCO lock - critical for TDD burst-mode operation. |
Key Features
| Feature | Design Value |
|---|---|
| Fully integrated PLL/VCO + IQ modulator | Eliminates discrete synthesizer and modulator ICs - reduces BOM count, layout area, and LO leakage path complexity. |
| Programmable RF divider (÷1/2/4/8) | Enables one device to serve multiple frequency bands (e.g., 2.6 GHz LO ÷2 = 1.3 GHz for FDD uplink) without hardware change. |
| Internal DC offset correction (8-bit D/A) | Reduces carrier feedthrough to ≤–43 dBm without external trimming - accelerates production calibration and improves EVM consistency. |
| Low-noise floor (–160 dBm/Hz) | Minimizes reciprocal mixing in crowded spectrum environments - essential for co-located multi-band base station radios. |
| SPI-configurable charge pump current | Allows dynamic optimization of PLL loop bandwidth and settling time - supports fast frequency hopping in TDD-LTE and NR-U. |
Applications
| 4G LTE Base Station Transceiver | WCDMA Macrocell Radio Unit |
|---|---|
Use Scenario: Direct upconversion of 20-MHz LTE signals in remote radio head (RRH) with digital predistortion feedback loop. IC Role / Device Role / Timing Role: Primary RF modulator and local oscillator source - generates clean, phase-coherent LO and performs I/Q upconversion with <1% EVM at 20 MHz BW. Use Value: Single-chip integration eliminates inter-stage matching and LO routing losses, improving ACLR by ≥3 dB over discrete solutions. |
Use Scenario: Dual-carrier WCDMA transmission in outdoor macro base station cabinet with thermal cycling from –40°C to +85°C. IC Role / Device Role / Timing Role: High-linearity modulator with temperature-stable phase noise (–132 dBc/Hz at 1 MHz, ±0.5 dB variation over full range). Use Value: Meets 3GPP TS 25.104 adjacent channel leakage ratio (ACLR) spec of –75 dBc without external calibration. |
| Point-to-Point Microwave Backhaul | Wireless MAN Broadband Transceiver |
Use Scenario: 64-QAM, 40-MHz channel upconversion in licensed 3.5-GHz band for fixed wireless access links. IC Role / Device Role / Timing Role: Wideband IQ modulator with 1-GHz BB bandwidth and programmable LO division - supports flexible channel spacing and guard band allocation. Use Value: Achieves –32 dBc sideband suppression unadjusted, enabling >30 dB image rejection with simple analog filtering. |
Use Scenario: OFDM-based broadband access node operating across 2.3–2.7 GHz with dynamic spectrum access capability. IC Role / Device Role / Timing Role: Reconfigurable RF front-end core - SPI-controlled LO frequency, gain, and DC offset allow real-time band switching in <100 µs. Use Value: Power-save mode cuts idle current by 60%, extending uptime in solar-powered rural deployments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar IQ modulator with integrated PLL/VCO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADRF6720-27 | Higher LO range (100–3800 MHz), lower P1dB (9.5 dBm), no integrated VCO - requires external synthesizer. | Preferred for narrowband, low-power small cells where external LO offers better phase noise control. | Choose when system already uses ADF4351/ADF5355 and needs higher integration density without VCO. |
| LMX2594 | PLL/VCO-only (no modulator), 10–10000 MHz output, ultra-low phase noise (–137 dBc/Hz @ 1 MHz), SPI-compatible. | Used as LO source for discrete high-performance modulators (e.g., ADL5375) in mmWave or radar systems. | Choose when modulator and synthesizer must be independently optimized - e.g., for phased-array beamforming. |
Compared with ADRF6720-27 and LMX2594, TRF372017IRGZR uniquely combines full RF signal generation (VCO + PLL + modulator) in one die, enabling faster time-to-market for sub-6-GHz wireless infrastructure with minimal external components and proven WCDMA/LTE performance.
Availability
TRF372017IRGZR is available at Aetrix Electronics and suitable for wireless infrastructure, point-to-point backhaul, and broadband transceiver designs requiring stable component supply, long-term lifecycle assurance, and traceable sourcing for telecom-grade deployments.
Supply support for TRF372017IRGZR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of RF IC innovation for communications infrastructure.
The TRF372017IRGZR belongs to TI's high-performance RF silicon modulator product line, designed specifically for cost-sensitive, high-volume wireless base station and repeater applications demanding integrated LO synthesis and robust modulation fidelity.
FAQ
What is the maximum reference input frequency supported by the TRF372017IRGZR?
The TRF372017IRGZR supports reference input frequencies up to 160 MHz at the REFIN pin, as specified in the Electrical Characteristics table (Section 6.4). This allows direct use of common TCXO or crystal oscillator sources without prescaling, simplifying clock tree design for LTE and WCDMA base stations. The TRF372017IRGZR maintains PLL lock stability and low phase noise across this full range when configured with appropriate loop filter parameters.
Does the TRF372017IRGZR support external VCO injection, and how is it configured?
Yes, the TRF372017IRGZR supports external LO injection via the EXT_VCO pin, which accepts high-impedance AC-coupled signals. When enabled, the internal VCO is disabled and the device operates as an IQ modulator only, using the external signal as the LO source. Configuration is done through SPI register bits (e.g., EN_EXT_VCO), and the TRF372017IRGZR retains full baseband DC offset control and gain calibration functionality in this mode.
How does the power-save (PS) mode affect VCO lock and startup time in the TRF372017IRGZR?
In PS mode (PS pin high), the TRF372017IRGZR disables non-critical bias circuits while maintaining VCO lock and PLL state, reducing total supply current by >50%. Startup time from PS mode to full operation is <10 µs - significantly faster than cold start - because the VCO remains tuned and locked. This behavior makes the TRF372017IRGZR ideal for TDD-LTE and burst-mode wireless systems requiring rapid RF activation.
What is the function of the RDBK pin on the TRF372017IRGZR, and how is it used?
The RDBK pin on the TRF372017IRGZR provides serial readback of internal register contents during SPI communication. It outputs 32-bit register data synchronized to the CLK signal after LE assertion, allowing firmware to verify configuration writes or debug initialization sequences. Unlike standard SPI MISO, RDBK operates in a dedicated readback phase and requires precise timing alignment per Section 6.6 of the TRF372017IRGZR datasheet.
Can the TRF372017IRGZR generate its own baseband common-mode voltage, and what are the options?
Yes, the TRF372017IRGZR can generate a 1.7-V internal common-mode voltage (VCM) for its BBI_P/N and BBQ_P/N inputs, eliminating the need for external bias networks. This is selected via the PWD_BB_VCM bit in SPI register 0. Alternatively, an external VCM (1.6–1.85 V) may be applied - providing flexibility for systems with existing bias rails or custom DC offset requirements. Both modes support 8-bit programmable DC offset correction.
TRF372017IRGZR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 48-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Upconverter
- LO Frequency:
- 300MHz ~ 4.8GHz
- RF Frequency:
- 300MHz ~ 4.8GHz
- P1dB:
- 12dBm
- Noise Floor:
- -153dBm/Hz
- Output Power:
- 3dBm
- Current - Supply:
- 200 mA
- Voltage - Supply:
- 3V ~ 3.6V, 4.5V ~ 5.5V
- Test Frequency:
- 2.7GHz
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-VQFN (7x7)
TRF372017IRGZR FAQ
1.How can I place an order for TRF372017IRGZR through Aetrix?
Please submit a Request for Quotation (RFQ) for TRF372017IRGZR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TRF372017IRGZR reliable?
The price and inventory of TRF372017IRGZR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TRF372017IRGZR is usually 5 days.
3.What payment methods are accepted for TRF372017IRGZR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TRF372017IRGZR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TRF372017IRGZR?
TRF372017IRGZR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TRF372017IRGZR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TRF372017IRGZR?
For technical support, including TRF372017IRGZR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TRF372017IRGZR requirements.
6.How does Aetrix verify that TRF372017IRGZR is sourced from the original manufacturer or authorized distributors?
All TRF372017IRGZR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TRF372017IRGZR meets industry standards.
7.What is the process for return or replacement of TRF372017IRGZR?
All TRF372017IRGZR units undergo pre-shipment inspection (PSI). If there is an issue with TRF372017IRGZR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TRF372017IRGZR part is unused and in its original packaging.
Return procedure for TRF372017IRGZR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TRF372017IRGZR Tags

-
LTC5599IUF#TRPBF
Analog Devices Inc.

-
LTC5599IUF#PBF
Analog Devices Inc.

-
LTC5589IUF#PBF
Analog Devices Inc.

-
ADL5375-05ACPZ-R7
Analog Devices Inc.

-
ADL5385ACPZ-R7
Analog Devices Inc.

-
AD8346ARUZ-REEL7
Analog Devices Inc.

-
LTC5588IPF-1#PBF
Analog Devices Inc.

-
ADRF6755ACPZ-R7
Analog Devices Inc.

-
TRF370417IRGET
Texas Instruments

-
HMC631LP3ETR
Analog Devices Inc.

-
TRF3705IRGET
Texas Instruments

-
LTC5589IUF#TRPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

