Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Linear > Instrumentation, Op Amps, Buffer Amps

STMicroelectronics TS1852IST

Name: TS1852IST
Brand: STMicroelectronics
SKU: TS1852IST
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: TS1852IST

Manufacturer:: STMicroelectronics

Category:: Instrumentation, Op Amps, Buffer Amps

Package:: 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)

Datasheet:: TS1852IST.pdf

Description:: IC OPAMP GP 2 CIRCUIT 8MINISO

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,100

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

TS1852IST from STMicroelectronics is a dual, rail-to-rail input/output operational amplifier optimized for ultra-low-voltage battery-powered systems. It operates from 1.8 V to 6 V, draws only 120 μA per amplifier at 1.8 V, delivers 530 kHz gain bandwidth product, and supports rail-to-rail output swing (1.65 V high-level, 70 mV low-level at V_CC = 1.8 V, R_L = 2 kΩ). It is used in cellular phone audio front-ends requiring precision signal conditioning with minimal quiescent power.

For engineers reviewing the TS1852IST datasheet, TS1852IST pinout, TS1852IST application, or TS1852IST equivalent, this page provides verified circuit role (dual rail-to-rail op-amp), supply range (1.8–6 V), quiescent current (120 μA/amplifier), GBP (530 kHz), input offset voltage (max 1.5 mV for A-version), and SOT23-5 package mapping - all confirmed from ST's official Doc ID 6991 Rev 4.

Technical Context

The TS1852IST integrates two independent amplifiers in a single SOT23-5 package, each featuring extended common-mode input range (V_CC− − 0.2 V to V_CC+ + 0.2 V) and rail-to-rail output stage capable of driving ≥500 pF capacitive loads while maintaining unity-gain stability. Its input stage uses complementary input pairs enabling operation down to 1.8 V with low input bias current (10–80 nA).

It achieves 530 kHz gain-bandwidth product and 0.18 V/μs slew rate at 1.8 V, with CMRR ≥55 dB and PSRR ≥70 dB across its operating temperature range (−40 °C to +125 °C). Input offset voltage is trimmed to ≤1.5 mV (TS1852A variant), and ESD tolerance is rated at 2 kV HBM.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	1.8 V to 6 V - enables direct use with two-cell alkaline/NiMH or single Li-ion batteries without regulation.
Quiescent Current	120 μA per amplifier at 1.8 V - extends battery life in always-on sensor interfaces and portable audio stages.
Gain Bandwidth Product	530 kHz - sufficient for anti-aliasing filters, sensor amplification, and audio pre-amplification up to ~50 kHz.
Input Offset Voltage	≤1.5 mV (TS1852A version) - ensures <0.1% error in 1 V full-scale DC-coupled signal paths (e.g., battery voltage monitoring).
Output Swing	Rail-to-rail: VOL = 70 mV, VOH = 1.65 V at V_CC = 1.8 V, R_L = 2 kΩ - maximizes dynamic range in low-voltage ADC driver applications.
Common-Mode Input Range	V_CC− − 0.2 V to V_CC+ + 0.2 V - allows sensing signals near ground or supply rails, critical for current-sense amplifiers.
Capacitive Load Drive	Stable with ≥500 pF - supports direct connection to ADC input capacitors or long PCB traces without external compensation.

Pinout & Package

SOT23-5 micropackage (2.8 mm × 2.9 mm footprint, 1.3 mm height); RoHS-compliant, ECOPACK®2 rated; thermal resistance R_thJA = 250 °C/W.

Pin/Terminal	Circuit Role	Design Meaning
1	Inverting Input (Amplifier 1)	High-impedance node accepting differential input signal; referenced to V_CC− (GND).
2	Non-inverting Input (Amplifier 1)	High-impedance node for reference or sensor signal; supports common-mode range down to V_CC− − 0.2 V.
3	V_CC− (Ground)	Power return path; must be low-inductance connection to minimize noise coupling between amplifiers.
4	Output (Amplifier 1)	Class-AB rail-to-rail output stage; capable of sourcing/sinking ≥15 mA and driving 500 pF.
5	V_CC+ (Supply)	Positive supply rail; accepts 1.8–6 V; decoupling capacitor (100 nF) required within 2 mm for stability.

Key Features

Feature	Design Value
Rail-to-rail I/O	Enables full utilization of 1.8 V supply: output swings from 70 mV to 1.65 V, input accepts signals 0.2 V beyond rails.
Ultra-low supply current	120 μA per amplifier at 1.8 V - reduces system standby power by >50% vs. standard 3 V op-amps in portable devices.
Extended common-mode range	V_CM = V_CC− − 0.2 V to V_CC+ + 0.2 V - permits accurate amplification of signals referenced to ground or supply in single-supply configurations.
High capacitive load stability	Guaranteed stable with ≥500 pF - eliminates need for isolation resistors when driving SAR ADC inputs or long traces.
ESD robustness	2 kV HBM - protects against handling damage during assembly and field operation in consumer handheld equipment.

Applications

Cellular Phone Audio Front-End

Two-Cell Battery Voltage Monitor

Use Scenario: Amplifying microphone bias and pre-conditioning analog audio signals before ADC sampling in GSM/UMTS handsets.

IC Role / Device Role / Timing Role: Dual op-amp configured as AC-coupled instrumentation amplifier (Ch1) and DC-coupled battery sense buffer (Ch2).

Use Value: Rail-to-rail output preserves SNR at 1.8 V supply; 120 μA quiescent current minimizes impact on standby battery drain.

Use Scenario: Scaling and buffering battery voltage (1.8–3.2 V) for precise ADC measurement in PDAs and cordless phones.

IC Role / Device Role / Timing Role: Precision unity-gain buffer with <1.5 mV offset, referenced to V_CC−, rejecting supply ripple via high PSRR (≥70 dB).

Use Value: Extended Vicm allows direct sensing of voltages near GND; low drift (2 μV/°C) maintains accuracy across −40 °C to +85 °C operating range.

Portable Medical Sensor Interface

Laptop Keyboard Backlight Control

Use Scenario: Amplifying low-level biopotential signals (ECG, pulse oximetry) from dry electrodes in wearable health monitors.

IC Role / Device Role / Timing Role: First-stage transimpedance or difference amplifier with high CMRR (≥55 dB) and low input bias current (≤80 nA).

Use Value: Low V_OS and rail-to-rail input enable detection of sub-mV signals without level-shifting; 120 μA current supports multi-day battery life.

Use Scenario: Regulating LED current via PWM-controlled transconductance amplifier in keyboard backlight circuits.

IC Role / Device Role / Timing Role: Op-amp comparing PWM-filtered reference to LED current sense voltage, driving MOSFET gate with rail-to-rail output.

Use Value: Output swing to within 70 mV of GND ensures full PWM dimming range at 1.8 V logic; latch-up immunity prevents failure during hot-plug events.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual rail-to-rail op-amp applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MCP6022-E/SN	Higher supply current (100 μA vs. 120 μA at 1.8 V), wider GBP (1 MHz), but no guaranteed 1.8 V operation (min 2.7 V).	Not suitable for true 1.8 V battery systems; requires LDO or higher cell count.	Select only if system operates ≥2.7 V and needs higher bandwidth.
TLV2462IDR	Lower offset (2 mV typ), higher ICC (230 μA at 3 V), but not characterized below 2.7 V; no 1.8 V spec.	Cannot replace TS1852IST in two-cell alkaline designs where V_CC drops to 1.8 V under load.	Use only in 3 V+ systems where lower offset outweighs power penalty.

Compared with MCP6022-E/SN and TLV2462IDR, TS1852IST uniquely guarantees full functionality at 1.8 V with rail-to-rail I/O and sub-130 μA quiescent current - making it the only validated choice for legacy two-cell portable equipment where supply headroom is constrained.

Availability

TS1852IST is available at Aetrix Electronics and suitable for cellular phone audio front-ends, two-cell battery voltage monitoring, and portable medical sensor interfaces requiring stable component supply across industrial temperature ranges and long production lifecycles.

Supply support for TS1852IST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, microcontroller, power, and sensor solutions for automotive, industrial, and consumer markets.

The TS185x series belongs to ST's ultra-low-power precision op-amp product line, engineered specifically for energy-constrained portable electronics that demand rail-to-rail performance at supply voltages as low as 1.8 V.

FAQ

Is TS1852IST specified for operation at 1.8 V?

Yes. The TS1852IST is fully characterized and guaranteed over 1.8 V to 6 V supply range per Table 3 (Operating Conditions) and electrical tables measured at V_CC = 1.8 V in ST's Doc ID 6991 Rev 4. All key parameters - including ICC = 120 μA, GBP = 530 kHz, and rail-to-rail output swing - are validated at 1.8 V.

What is the maximum capacitive load the TS1852IST can drive stably?

The TS1852IST is explicitly rated for high unity-gain stability with ≥500 pF capacitive loads (per "Features" section and Figure 32 phase margin vs. load capacitor). No external compensation is required for loads up to 500 pF, making it suitable for direct ADC interface without series isolation resistors.

Does TS1852IST have latch-up immunity?

Yes. The datasheet states "Latch-up immunity" as a key feature (page 1), and absolute maximum ratings confirm safe operation under short-circuit conditions with defined current limits (±48 mA max output current). This immunity is inherent to ST's proprietary process design for the TS185x family.

How does the TS1852IST differ from the TS1852A variant?

The TS1852A offers tighter input offset voltage specification: max 1.5 mV (vs. 6 mV for standard TS1852) across −40 °C to +125 °C. Both share identical package (SOT23-5), supply range (1.8–6 V), quiescent current (120 μA), and GBP (530 kHz). The 'A' suffix denotes enhanced DC precision for applications demanding higher initial accuracy.

TS1852IST Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Amplifier Type:: General Purpose

Number of Circuits:: 2

Output Type:: Rail-to-Rail

Slew Rate:: 0.25V/µs

Gain Bandwidth Product:: 630 kHz

-3db Bandwidth:: -

Current - Input Bias:: 16 nA

Voltage - Input Offset:: 1 mV

Current - Supply:: 162µA

Current - Output / Channel:: 48 mA

Voltage - Supply Span (Min):: 1.8 V

Voltage - Supply Span (Max):: 6 V

Operating Temperature:: -40°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-MiniSO

TS1852IST FAQ

1.How can I place an order for TS1852IST through Aetrix?

Please submit a Request for Quotation (RFQ) for TS1852IST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for TS1852IST reliable?

The price and inventory of TS1852IST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TS1852IST is usually 5 days.

3.What payment methods are accepted for TS1852IST?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TS1852IST transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for TS1852IST?

TS1852IST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your TS1852IST order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for TS1852IST?

For technical support, including TS1852IST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TS1852IST requirements.

6.How does Aetrix verify that TS1852IST is sourced from the original manufacturer or authorized distributors?

All TS1852IST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TS1852IST meets industry standards.

7.What is the process for return or replacement of TS1852IST?

All TS1852IST units undergo pre-shipment inspection (PSI). If there is an issue with TS1852IST, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The TS1852IST part is unused and in its original packaging.

Return procedure for TS1852IST:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…