Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Linear > Instrumentation, Op Amps, Buffer Amps

STMicroelectronics TS274IPT

Name: TS274IPT
Brand: STMicroelectronics
SKU: TS274IPT
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: TS274IPT

Manufacturer:: STMicroelectronics

Category:: Instrumentation, Op Amps, Buffer Amps

Package:: 14-TSSOP (0.173", 4.40mm Width)

Datasheet:: TS274IPT.pdf

Description:: IC CMOS 4 CIRCUIT 14TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,695

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

TS274IPT from STMicroelectronics is a high-performance CMOS quad operational amplifier designed for single- or dual-supply operation in precision analog signal conditioning circuits. It delivers 3.5 MHz gain bandwidth, 5.5 V/µs slew rate, rail-to-ground output swing, and 1 mA per amplifier supply current across –40°C to +125°C industrial temperature range. Used in sensor front-ends, active filters, and portable instrumentation where low power and stable capacitive-load drive are critical.

For engineers reviewing the TS274IPT datasheet, TS274IPT pinout, TS274IPT application, or TS274IPT equivalent, key selection criteria include input offset voltage (≤10 mV), phase margin stability on capacitive loads, common-mode input range (0 V to V_CC–1.5 V), and TSSOP14 package compatibility with high-density PCB layouts.

Technical Context

The TS274 employs ST's silicon-gate CMOS process to achieve ultra-low input bias current (≤300 pA) and minimal drift over temperature-critical for high-impedance sensor interfaces. Its internal compensation ensures unity-gain stability without external components while maintaining ≥40° phase margin even with 100 pF capacitive loads.

Each of the four amplifiers features independent input stages with matched P-channel differential pairs, second-stage gain boosting, and a Class AB output stage enabling rail-to-ground output swing. The architecture avoids JFET limitations by eliminating input current drift sensitivity to thermal gradients.

Key Specifications

Parameter	Value and Actual Design Meaning
Gain Bandwidth Product	3.5 MHz - sets maximum closed-loop bandwidth at unity gain; supports stable 100 kHz filtering with 35× gain
Slew Rate	5.5 V/µs - enables clean 10 kHz sine wave reproduction at ±5 V output swing with <1% distortion
Input Offset Voltage	≤10 mV (max) - limits DC error to <0.5% of 2 V full-scale in 12-bit ADC front-end applications
Supply Current per Amp	1000–1700 µA - balances speed and power for battery-powered instrumentation requiring >100 kΩ source impedance
Common-Mode Input Range	0 V to V_CC–1.5 V - allows direct interfacing to ground-referenced transducers without level-shifting circuitry
Phase Margin	≥40° - guarantees stable step response with ≤30% overshoot into 100 pF load, eliminating need for isolation resistors
Output Voltage Swing	Rail-to-ground (low side), up to V_CC–1.5 V (high side) - supports single-supply 3.3 V or 5 V systems with true zero-V output capability

Pinout & Package

TSSOP14 (Thin Shrink Small Outline Package), 4.9 mm × 6.4 mm × 1.05 mm body height, lead-free ECOPACK® compliant, 0.65 mm pitch.

Pin/Terminal	Circuit Role	Design Meaning
1	Inverting Input (Amp 1)	High-impedance node (≥10¹² Ω) accepting differential signals; requires guarded trace routing in microvolt-level designs
2	Non-inverting Input (Amp 1)	Matches Pin 1 in offset and bias current; used for reference voltage buffering or non-inverting gain stages
3	Output (Amp 1)	Class AB stage capable of sourcing 45 mA / sinking 60 mA; drives 10 kΩ loads to within 50 mV of rails
4	V_CC+	Positive supply rail; decoupling capacitor (100 nF) required within 5 mm for stability under dynamic load
5	V_CC–	Ground or negative rail; shared return path for all four amplifiers; must be low-impedance for channel separation >120 dB
6	Inverting Input (Amp 2)	Electrically isolated from Amp 1 inputs; layout symmetry recommended to minimize crosstalk in multi-channel filters
7	Non-inverting Input (Amp 2)	Paired with Pin 6; identical electrical specs enable matched dual-differential configurations
8	Output (Amp 2)	Independent output stage; no internal connection to other outputs-supports individual feedback networks
9	Inverting Input (Amp 3)	Third amplifier input; same CMOS topology as Pins 1 & 6-enables triple-active-filter topologies
10	Non-inverting Input (Amp 3)	Provides third reference input; usable for programmable gain or offset correction paths
11	Output (Amp 3)	Drives loads up to 10 kΩ with <100 mV headroom; suitable for driving SAR ADC sample-and-hold inputs
12	Inverting Input (Amp 4)	Final amplifier input; layout proximity to Pin 13 minimizes parasitic coupling in high-frequency summing nodes
13	Non-inverting Input (Amp 4)	Enables fourth independent gain stage; matches input capacitance (≈1.5 pF) across all channels
14	Output (Amp 4)	Full-rail-capable output; verified stable with 100 pF load-ideal for driving LCD bias or DAC output buffers

Key Features

Feature	Design Value
Rail-to-ground output swing	Enables true-zero-output operation in single-supply 3.3 V systems without level-shifting components
Unity-gain stable architecture	Eliminates need for external compensation capacitors in voltage-follower or active filter configurations
40° minimum phase margin into 100 pF	Guarantees monotonic step response in sensor signal chains driving long cables or capacitive displays
120 dB channel separation	Prevents crosstalk between simultaneous analog acquisition channels in 4-channel data loggers
–40°C to +125°C operating range	Supports under-hood automotive sensors and industrial motor control feedback loops without derating

Applications

Temperature Sensor Signal Conditioning

Portable ECG Front-End

Use Scenario: Amplifying low-level thermistor or RTD bridge outputs in HVAC controllers with 12-bit ADC digitization.

IC Role / Device Role / Timing Role: Quad configuration implements 2× differential instrumentation amps + 2× low-pass filters in one footprint.

Use Value: Rail-to-ground output directly interfaces to 0–2.5 V ADC reference, eliminating level-shift op-amps and reducing BOM count by 3 devices.

Use Scenario: Biopotential amplification and filtering in battery-powered wearable ECG monitors.

IC Role / Device Role / Timing Role: First-stage gain (100×), second-stage notch (50 Hz), third-stage LPF (150 Hz), fourth-stage DC restoration.

Use Value: 1 mA per amp total supply current extends battery life to >72 hours on two AAA cells while maintaining 10 µV input-referred noise floor.

Industrial 4–20 mA Transmitter

Active Low-Pass Filter Bank

Use Scenario: Converting 0–5 V sensor outputs to loop-powered 4–20 mA signals in factory automation modules.

IC Role / Device Role / Timing Role: One amp as voltage-to-current converter, one as reference buffer, two as diagnostic comparators.

Use Value: Input bias current ≤300 pA prevents loading of high-precision voltage references, ensuring <0.1% loop accuracy over temperature.

Use Scenario: Multi-order anti-aliasing filtering before sigma-delta ADCs in vibration monitoring systems.

IC Role / Device Role / Timing Role: Four cascaded 2nd-order Sallen-Key stages implementing 8-pole Butterworth response at 10 kHz cutoff.

Use Value: 3.5 MHz GBP allows stable 10 kHz design with Q = 0.707 per stage; phase margin ≥40° prevents peaking in composite response.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad operational amplifier applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TSV914IDT	Rail-to-rail I/O, 8 MHz GBP, 1.1 mA supply current, lower V_os (1.5 mV max)	Better suited for low-voltage (2.5 V) battery systems requiring higher bandwidth and tighter DC accuracy	Select when V_CC ≤ 3.3 V and offset-critical precision (e.g., weigh scale front-ends) outweighs cost sensitivity
LM324DT	Bipolar input, 1.2 MHz GBP, 0.7 mA supply current, wider V_os (7 mV max), no rail-to-ground output	Lower cost alternative for non-critical industrial controls where input impedance >1 MΩ is acceptable	Choose only if existing LM324 layout reuse is mandatory and 0 V output swing is not required

Compared with TSV914IDT, TS274IPT offers superior input impedance (>10¹² Ω vs. 10¹⁰ Ω) and lower input current drift, making it preferable for high-Z pH or ion-selective electrode interfaces; versus LM324DT, TS274IPT enables true single-supply zero-output operation and stable capacitive-load drive absent in bipolar predecessors.

Availability

TS274IPT is available at Aetrix Electronics and suitable for industrial sensor interfaces, portable medical devices, and 4–20 mA loop transmitters requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for TS274IPT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in analog, microcontrollers, power management, and automotive ICs with manufacturing in Europe and Asia.

The TS274 belongs to ST's legacy high-performance CMOS op-amp product line, engineered for precision analog signal conditioning in cost-sensitive industrial and instrumentation applications where low power, wide temperature range, and capacitive-load stability are essential.

FAQ

Is TS274IPT pin-compatible with TS274CDT or TS274IN?

Yes-TS274IPT (TSSOP14), TS274CDT (SO-14), and TS274IN (DIP14) share identical pinout and electrical specifications. Only package dimensions and thermal resistance differ: TSSOP14 has R_thJA = 100 °C/W, SO-14 = 103 °C/W, DIP14 = 80 °C/W. Layout adaptation is required for footprint, but schematic design and BOM substitution are fully interchangeable.

What is the maximum capacitive load TS274IPT can drive without oscillation?

TS274IPT maintains ≥40° phase margin and monotonic step response up to 100 pF with 10 kΩ series resistance, as verified in Figure 10 of the datasheet. Driving >100 pF requires an isolation resistor (≥100 Ω) between output and load to preserve stability-no external compensation capacitor is needed due to internal unity-gain compensation.

Does TS274IPT support true rail-to-rail input operation?

No-TS274IPT features rail-to-ground output swing but not rail-to-rail input. Its common-mode input range is specified as 0 V to V_CC–1.5 V, meaning the upper limit excludes the positive rail by 1.5 V. For full rail-to-rail input capability, ST recommends TSV914 or TSV994 families instead.

Can TS274IPT operate from a single 3.3 V supply?

Yes-TS274IPT operates with V_CC from 3 V to 16 V. At 3.3 V, output swings from ground to ≈1.8 V (V_CC–1.5 V), sufficient for driving 12-bit ADCs with 2.5 V reference. Input common-mode range becomes 0 V to 1.8 V, accommodating most 3.3 V sensor outputs. Supply current drops to ≈800 µA per amplifier at this voltage.

TS274IPT Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 14-TSSOP (0.173", 4.40mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Amplifier Type:: CMOS

Number of Circuits:: 4

Output Type:: -

Slew Rate:: 5.5V/µs

Gain Bandwidth Product:: 3.5 MHz

-3db Bandwidth:: -

Current - Input Bias:: 1 pA

Voltage - Input Offset:: 1.1 mV

Current - Supply:: 1mA

Current - Output / Channel:: 45 mA

Voltage - Supply Span (Min):: 3 V

Voltage - Supply Span (Max):: 16 V

Operating Temperature:: -40°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-TSSOP

TS274IPT FAQ

1.How can I place an order for TS274IPT through Aetrix?

Please submit a Request for Quotation (RFQ) for TS274IPT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for TS274IPT reliable?

The price and inventory of TS274IPT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TS274IPT is usually 5 days.

3.What payment methods are accepted for TS274IPT?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TS274IPT transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for TS274IPT?

TS274IPT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your TS274IPT order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for TS274IPT?

For technical support, including TS274IPT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TS274IPT requirements.

6.How does Aetrix verify that TS274IPT is sourced from the original manufacturer or authorized distributors?

All TS274IPT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TS274IPT meets industry standards.

7.What is the process for return or replacement of TS274IPT?

All TS274IPT units undergo pre-shipment inspection (PSI). If there is an issue with TS274IPT, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The TS274IPT part is unused and in its original packaging.

Return procedure for TS274IPT:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…