Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Linear > Video Processing

Texas Instruments TS3DV520ERUAR

Name: TS3DV520ERUAR
Brand: Texas Instruments
SKU: TS3DV520ERUAR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: TS3DV520ERUAR

Manufacturer:: Texas Instruments

Category:: Video Processing

Package:: 42-WFQFN Exposed Pad

Datasheet:: TS3DV520ERUAR.pdf

Description:: IC VIDEO SWITCH 42WQFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,982

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

TS3DV520ERUAR from Texas Instruments is a 5-channel differential 10:20 multiplexer switch optimized for HDMI v1.2a and DVI 1.0 digital video interfaces. It supports 1080p/75 Hz SXGA video, delivers 950 MHz bandwidth, maintains ≤0.1 ns bit-to-bit skew, and features 4 Ω typical ON-state resistance with rail-to-rail switching (0–3.6 V) across its 42-pin WQFN package.

For engineers reviewing the TS3DV520ERUAR datasheet, TS3DV520ERUAR pinout, TS3DV520ERUAR application, or TS3DV520ERUAR equivalent, this device serves as a high-fidelity TMDS signal routing solution in HDMI/DVI source selection, AV receiver switching, and multi-input HDTV designs where low crosstalk (–37 dB), flat r_on, and HDCP compatibility are critical.

Technical Context

The TS3DV520ERUAR implements a single-select (SEL) controlled 10-input × 2-output per channel architecture, enabling bidirectional differential switching across five independent TMDS lanes (Data 0–2, Clock, and auxiliary). Its design centers on preserving signal integrity at >1.65 Gbps data rates via low input/output capacitance (9.8 pF), matched r_on (Δr_on ≤1.2 Ω), and symmetric layout to minimize inter-pair skew.

It operates strictly within 3.0–3.6 V V_CC, with SEL logic referenced to V_CC (V_IL ≤0.8 V, V_IH ≥2 V), and requires the exposed thermal pad to be connected to GND for thermal stability and EMI control. All unused control inputs must be tied to V_CC or GND to prevent floating-node-induced malfunction.

Key Specifications

Parameter	Value and Actual Design Meaning
Bandwidth	950 MHz - supports HDMI 1.2a single-link throughput up to 1.9 Gbps data rate with <1 dB insertion loss.
ON-state resistance	4 Ω typical - ensures minimal voltage drop and power dissipation during active TMDS signal routing.
Bit-to-bit skew	≤0.1 ns max - preserves pixel clock alignment across all five differential channels for error-free 1080p video.
Crosstalk	–37 dB typical at 250 MHz - prevents interference between adjacent TMDS lanes during simultaneous switching.
Supply voltage	3.0–3.6 V - matches standard HDMI/DVI I/O voltage rails and avoids level-shifting circuitry.
Operating temperature	–40°C to +85°C - qualified for consumer and industrial AV equipment environments including set-top boxes and receivers.
ESD rating	±14 kV HBM, ±7.5 kV contact discharge - protects against handling and system-level electrostatic events without external TVS.

Pinout & Package

TS3DV520ERUAR uses a 42-pin WQFN package (RUA, 9 mm × 3.5 mm, 0.5 mm pitch) with an exposed thermal pad requiring GND connection for thermal management and signal reference integrity.

Pin/Terminal	Circuit Role	Design Meaning
A0–A9	Data I/O (input side)	10 differential input pairs accepting TMDS signals from two upstream sources (e.g., HDMI source A/B).
0B1–9B1, 0B2–9B2	Data I/O (output side)	20 differential outputs routed to two downstream destinations (e.g., HDMI receiver ports 1/2); each B pair corresponds to one A input.
SEL	Select control input	Single logic line determining whether A_n connects to B_n1 (SEL = L) or B_n2 (SEL = H); no internal pull-up/down.
VCC	Power supply	3.0–3.6 V core supply powering analog switch matrix and control logic; multiple pins for low-impedance distribution.
GND	Ground reference	System ground return for signal integrity; includes dedicated pins and exposed thermal pad connection point.
N.C.	No internal connection	Unbonded pins (e.g., pins 28, 44, 49, 50, 51); must be left unconnected or grounded per layout best practice.

Key Features

Feature	Design Value
Rail-to-rail analog switching	Supports full 0–3.6 V TMDS common-mode range without clipping or distortion, eliminating need for biasing networks.
Low and flat ON-resistance	r_on = 4 Ω typ, r_on(flat) = 0.5 Ω typ - minimizes amplitude mismatch and timing jitter across video data lanes.
Differential channel isolation	OIRR = –37 dB at 250 MHz - suppresses coupling between active and inactive TMDS pairs during hot-plug or mode-switch events.
HDCP compatibility	Preserves HDCP 1.x encrypted stream integrity through transparent analog switching - no handshake or key re-negotiation required.
Thermal pad integration	Exposed center pad must be soldered to GND plane - reduces junction-to-board thermal resistance to 51.2°C/W for sustained 1080p operation.

Applications

HDMI Source Selector	DVI/HDMI Audio-Video Receiver
Use Scenario: Switching between two HDMI sources (e.g., Blu-ray player and game console) into a single display or capture device. IC Role / Device Role / Timing Role: Acts as a bidirectional 10:20 differential mux routing TMDS Data 0–2 and Clock lanes under SEL control, preserving pixel-clock-aligned signal paths. Use Value: Enables seamless source switching without video dropout or HDCP renegotiation, leveraging <0.1 ns skew and –37 dB crosstalk to maintain 1080p60 fidelity.	Use Scenario: Integrating dual HDMI inputs into a home theater AV receiver supporting simultaneous decoding and audio extraction. IC Role / Device Role / Timing Role: Provides independent lane-level routing of five differential TMDS channels to separate receiver PHYs, with SEL selecting active input path. Use Value: Delivers 950 MHz bandwidth and 4 Ω r_on to sustain >1.65 Gbps throughput across all lanes, avoiding signal degradation in multi-source consumer electronics.
HDTV Input Multiplexer	Set-Top Box Video Switching
Use Scenario: Routing HDMI and DVI signals from cable/satellite boxes and streaming sticks into a single high-definition television with unified input management. IC Role / Device Role / Timing Role: Functions as a 5-channel differential switch supporting both HDMI v1.2a and DVI 1.0 standards, maintaining backward compatibility across legacy and modern sources. Use Value: Ensures rail-to-rail 0–3.6 V operation and ±14 kV HBM ESD protection - critical for front-panel HDMI jacks exposed to user handling in consumer TVs.	Use Scenario: Enabling picture-in-picture or input arbitration in digital set-top boxes with multiple tuners and HDMI outputs. IC Role / Device Role / Timing Role: Selectively routes TMDS streams from two independent video processors to a single HDMI transmitter, synchronized by shared SEL control. Use Value: Achieves <0.1 ns bit-to-bit skew and low 9.8 pF input capacitance - preventing pixel misalignment and reducing driver loading in space-constrained STB PCBs.

HDMI Source Selector

DVI/HDMI Audio-Video Receiver

Use Scenario: Switching between two HDMI sources (e.g., Blu-ray player and game console) into a single display or capture device.

IC Role / Device Role / Timing Role: Acts as a bidirectional 10:20 differential mux routing TMDS Data 0–2 and Clock lanes under SEL control, preserving pixel-clock-aligned signal paths.

Use Value: Enables seamless source switching without video dropout or HDCP renegotiation, leveraging <0.1 ns skew and –37 dB crosstalk to maintain 1080p60 fidelity.

Use Scenario: Integrating dual HDMI inputs into a home theater AV receiver supporting simultaneous decoding and audio extraction.

IC Role / Device Role / Timing Role: Provides independent lane-level routing of five differential TMDS channels to separate receiver PHYs, with SEL selecting active input path.

Use Value: Delivers 950 MHz bandwidth and 4 Ω r_on to sustain >1.65 Gbps throughput across all lanes, avoiding signal degradation in multi-source consumer electronics.

HDTV Input Multiplexer

Set-Top Box Video Switching

Use Scenario: Routing HDMI and DVI signals from cable/satellite boxes and streaming sticks into a single high-definition television with unified input management.

IC Role / Device Role / Timing Role: Functions as a 5-channel differential switch supporting both HDMI v1.2a and DVI 1.0 standards, maintaining backward compatibility across legacy and modern sources.

Use Value: Ensures rail-to-rail 0–3.6 V operation and ±14 kV HBM ESD protection - critical for front-panel HDMI jacks exposed to user handling in consumer TVs.

Use Scenario: Enabling picture-in-picture or input arbitration in digital set-top boxes with multiple tuners and HDMI outputs.

IC Role / Device Role / Timing Role: Selectively routes TMDS streams from two independent video processors to a single HDMI transmitter, synchronized by shared SEL control.

Use Value: Achieves <0.1 ns bit-to-bit skew and low 9.8 pF input capacitance - preventing pixel misalignment and reducing driver loading in space-constrained STB PCBs.

Equivalent & Alternatives

The following parts are listed as comparable options for similar differential video multiplexer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TS3DV642IRGCR	64-channel, 32:32 architecture; higher channel count but larger 64-pin WQFN; 1.1 GHz bandwidth; 3.3 V only.	Targeted at multi-display or 4K-capable systems requiring more than five lanes; not pin-compatible.	Choose TS3DV642IRGCR only when scaling beyond 1080p or needing >5 differential channels; TS3DV520ERUAR remains optimal for cost-sensitive HDMI/DVI switching.
PI3USB3002ZLEX	USB 3.0/PCIe Gen1 switch; 5.0 Gbps data rate; different protocol stack; no HDMI/DVI-specific optimizations.	Designed for high-speed serial data (not TMDS); lacks HDCP transparency and differential skew matching for video.	PI3USB3002ZLEX is unsuitable for HDMI/DVI signal routing; TS3DV520ERUAR provides purpose-built TMDS characteristics unavailable in generic high-speed switches.

Compared with TS3DV642IRGCR and PI3USB3002ZLEX, the TS3DV520ERUAR uniquely combines HDMI v1.2a compliance, 0.1 ns skew control, and –37 dB crosstalk in a compact 42-pin WQFN-making it the only direct-fit solution for 1080p dual-source selection without redesigning signal integrity or firmware handshaking logic.

Availability

TS3DV520ERUAR is available at Aetrix Electronics and suitable for HDMI source selection, AV receiver design, and HDTV input multiplexing requiring stable component supply, long-term manufacturability, and guaranteed RoHS-compliant sourcing.

Supply support for TS3DV520ERUAR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with over 50 years of innovation in high-speed interface solutions.

The TS3DV520ERUAR belongs to TI's high-speed analog switch portfolio designed specifically for HDMI, DVI, and DisplayPort signal routing-emphasizing low skew, high bandwidth, and protocol-transparent operation in consumer and professional AV systems.

FAQ

What is the maximum data rate supported by the TS3DV520ERUAR?

The TS3DV520ERUAR supports a typical data rate of 1.9 Gbps with a 950 MHz bandwidth, enabling reliable transmission of HDMI v1.2a and DVI 1.0 signals up to 1080p/75 Hz. This performance is validated under recommended operating conditions (V_CC = 3.3 V ± 0.3 V, T_A = –40°C to +85°C) with 200 Ω load and 10 pF capacitance, as specified in the TS3DV520ERUAR datasheet.

Is the TS3DV520ERUAR compatible with HDCP-enabled systems?

Yes, the TS3DV520ERUAR is explicitly designed for HDCP compatibility. It performs transparent analog switching of encrypted TMDS streams without disrupting the HDCP authentication handshake or altering signal integrity. The TS3DV520ERUAR datasheet confirms HDCP compatibility as a core feature, making it suitable for use in certified HDMI receivers and repeaters.

How should the exposed thermal pad on the TS3DV520ERUAR be connected?

The exposed thermal pad on the TS3DV520ERUAR must be soldered directly to a GND plane on the PCB to ensure proper thermal dissipation and signal reference stability. TI's package documentation specifies that leaving the pad electrically open or floating is not permitted; incorrect pad connection may cause thermal throttling or increased EMI in the TS3DV520ERUAR's high-frequency TMDS paths.

Does the TS3DV520ERUAR require external level-shifting circuitry when interfacing with 3.3 V HDMI sources?

No, the TS3DV520ERUAR does not require external level-shifting circuitry. Its rail-to-rail switching capability (0–3.6 V) and specified V_I/O range (0 to V_CC) allow direct interfacing with standard 3.3 V HDMI sources and sinks. The TS3DV520ERUAR operates natively within the 3.0–3.6 V supply range, matching typical HDMI I/O voltage requirements without additional components.

What is the function of the SEL pin on the TS3DV520ERUAR?

The SEL pin on the TS3DV520ERUAR is a single digital control input that determines signal routing direction: when SEL = LOW, each A_n input connects to its corresponding B_n1 output; when SEL = HIGH, A_n connects to B_n2. This enables fast, glitch-free switching between two independent HDMI/DVI sources without requiring complex address decoding or timing constraints in the TS3DV520ERUAR application.

TS3DV520ERUAR Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: -

Package/Case:: 42-WFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Function:: Switch

Applications:: Consumer Video

Standards:: HDMI 1.2a, IEC 61000-4-2

Control Interface:: Serial

Voltage - Supply:: 3.0V ~ 3.6V

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 42-WQFN (3.5x9)

TS3DV520ERUAR FAQ

1.How can I place an order for TS3DV520ERUAR through Aetrix?

Please submit a Request for Quotation (RFQ) for TS3DV520ERUAR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for TS3DV520ERUAR reliable?

The price and inventory of TS3DV520ERUAR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TS3DV520ERUAR is usually 5 days.

3.What payment methods are accepted for TS3DV520ERUAR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TS3DV520ERUAR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for TS3DV520ERUAR?

TS3DV520ERUAR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your TS3DV520ERUAR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for TS3DV520ERUAR?

For technical support, including TS3DV520ERUAR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TS3DV520ERUAR requirements.

6.How does Aetrix verify that TS3DV520ERUAR is sourced from the original manufacturer or authorized distributors?

All TS3DV520ERUAR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TS3DV520ERUAR meets industry standards.

7.What is the process for return or replacement of TS3DV520ERUAR?

All TS3DV520ERUAR units undergo pre-shipment inspection (PSI). If there is an issue with TS3DV520ERUAR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The TS3DV520ERUAR part is unused and in its original packaging.

Return procedure for TS3DV520ERUAR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…