STMicroelectronics TS507CD
- Part No.:
- TS507CD
- Manufacturer:
- STMicroelectronics
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
TS507CD.pdf
- Description:
- IC OPAMP GP 1 CIRCUIT 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,730
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TS507CD from STMicroelectronics is a high-precision rail-to-rail input/output operational amplifier optimized for low-voltage, battery-powered systems. It delivers 25 µV typical input offset voltage, 1.9 MHz gain bandwidth, and rail-to-rail swing from 2.7 V to 5.5 V supply - enabling accurate signal conditioning in portable medical instrumentation and automotive sensor interfaces.
For engineers reviewing the TS507CD datasheet, TS507CD pinout, TS507CD application, or TS507CD equivalent, key selection criteria include ultra-low offset drift (1 µV/°C), latchup immunity, 5 kV HBM ESD rating, and stable operation with 100 pF capacitive load - critical for precision analog front-ends in space-constrained designs.
Technical Context
The TS507CD employs proprietary trimming to achieve 25 µV typ offset without external zeroing, maintaining stability across its full 2.7–5.5 V supply range. Its 45° phase margin with 100 pF load and 131 dB large-signal voltage gain support robust closed-loop performance in unity-gain and high-gain configurations.
It features rail-to-rail input common-mode range (VDD to VCC) and output swing, enabling full dynamic range utilization in single-supply systems. The device exhibits 105 dB PSRR and 115 dB CMRR at low Vicm, ensuring high immunity to supply and common-mode noise in noisy environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Offset Voltage | 25 µV typ (max 100 µV) - enables sub-mV accuracy in DC-coupled sensor amplification without calibration. |
| Gain Bandwidth Product | 1.9 MHz - supports stable amplification of signals up to ~150 kHz in unity-gain buffer applications. |
| Supply Voltage Range | 2.7 V to 5.5 V - compatible with Li-ion, Li-poly, and 3.3 V/5 V system rails without level-shifting. |
| Phase Margin | 45° with 100 pF load - ensures stable operation driving capacitive loads like ADC input filters or long PCB traces. |
| PSRR | 105 dB - suppresses supply ripple to < 0.0003% of output error, critical for precision measurement circuits. |
| ESD Rating (HBM) | 5 kV - provides robust handling during board assembly and field operation in industrial environments. |
| Operating Temperature | 0 °C to +85 °C (TS507C grade) - qualified for commercial and extended-temperature embedded applications. |
Pinout & Package
The TS507CD is housed in a 5-pin SOT23-5 micropackage (2.8 mm × 2.9 mm footprint), optimized for high-density PCB layouts in portable electronics.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - VDD | Negative supply rail | Connects to ground or negative reference; enables true rail-to-rail input common-mode range down to VDD. |
| 2 - IN+ | Non-inverting input | High-impedance node (8 nA bias current) accepting signals from VDD to VCC; supports direct sensor interfacing. |
| 3 - IN− | Inverting input | Differential input terminal used for feedback configuration; matched to IN+ for minimal offset contribution. |
| 4 - OUTPUT | Amplified output | Rail-to-rail capable (±120 mV drop at 600 Ω load); drives ADC inputs, filters, or downstream analog stages directly. |
| 5 - VCC | Positive supply rail | Accepts 2.7–5.5 V; internal regulation ensures stable biasing across supply variation and temperature. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low offset voltage | 25 µV typ (100 µV max) - eliminates need for manual nulling or digital offset correction in precision measurement paths. |
| Rail-to-rail I/O | Input range: VDD to VCC; Output swing: within 120 mV of rails - maximizes dynamic range in single-supply 3.3 V systems. |
| Stable with capacitive loads | 45° phase margin @ 100 pF - allows direct connection to ADC input capacitors or long traces without external compensation. |
| Low quiescent current | 0.8 mA at 2.7 V - extends battery life in always-on medical wearables and IoT sensor nodes. |
| Automotive qualification | AEC-Q100 stress-tested - validated for under-hood and cabin electronics where reliability and thermal robustness are mandatory. |
Applications
| Portable ECG Monitor | Battery Management System (BMS) |
|---|---|
Use Scenario: Amplifying microvolt-level biopotential signals from dry electrodes in handheld cardiac monitors. IC Role / Device Role / Timing Role: Precision DC-coupled instrumentation amplifier stage with ultra-low noise and offset drift. Use Value: 25 µV offset and 12 nV/√Hz input noise preserve signal integrity for accurate QRS complex detection without baseline wander. | Use Scenario: Monitoring cell voltage and temperature in multi-cell Li-ion packs for electric scooters and power tools. IC Role / Device Role / Timing Role: High-accuracy voltage buffer and differential sensing front-end feeding into 12-bit ADCs. Use Value: 105 dB PSRR rejects switching noise from adjacent DC-DC converters, ensuring ±1 mV measurement accuracy over full temperature range. |
| Automotive Cabin Pressure Sensor | Industrial Handheld Multimeter |
Use Scenario: Conditioning output of MEMS pressure transducers in HVAC control modules. IC Role / Device Role / Timing Role: Rail-to-rail signal conditioner interfacing between sensor bridge and SAR ADC. Use Value: 0.8 mA supply current and -40 °C to +125 °C extended-grade compatibility (TS507I variant referenced in spec) ensure reliable operation across vehicle thermal cycles. | Use Scenario: Scaling and buffering high-impedance probe inputs in 4½-digit bench multimeters. IC Role / Device Role / Timing Role: Low-drift unity-gain buffer isolating DMM input stage from test leads and external capacitance. Use Value: Latchup immunity and 5 kV HBM ESD protection prevent damage during accidental probe contact with live circuits. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-precision op-amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| OPA333AIDBVR | Zero-drift architecture (0.02 µV/°C drift vs. TS507CD's 1 µV/°C); higher 350 kHz GBW but lower 1.8 V min supply. | Better for ultra-stable DC measurements below 100 Hz; less suitable for 2.7 V battery start-up or fast settling. | Select OPA333 when sub-µV/°C drift dominates design requirements and supply ≥ 1.8 V is guaranteed. |
| MCP6V81T-E/OT | Chopper-stabilized (0.25 µV max offset); 1.8 MHz GBW; higher 1.2 mA ICC at 3.3 V vs. TS507CD's 0.81 mA. | Superior low-frequency noise performance but higher power draw limits use in multi-day battery operation. | Choose MCP6V81 for lowest 1/f noise in sensor interfaces where average current > 1 mA is acceptable. |
Compared with OPA333AIDBVR and MCP6V81T-E/OT, the TS507CD offers the best balance of ultra-low offset (25 µV), low quiescent current (0.8 mA), and proven stability with capacitive loads - making it optimal for cost-sensitive, battery-powered precision analog systems requiring no external trimming.
Availability
TS507CD is available at Aetrix Electronics and suitable for portable medical devices, automotive cabin sensors, and industrial handheld test equipment requiring stable component supply and long-term manufacturability.
Supply support for TS507CD includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, MCU, power, and sensor solutions for industrial, automotive, and consumer markets.
The TS507 belongs to ST's precision rail-to-rail op-amp product line, engineered specifically for high-accuracy signal conditioning in low-voltage, space-constrained applications where offset, drift, and power efficiency are critical.
FAQ
What is the maximum capacitive load the TS507CD can drive without oscillation?
The TS507CD maintains 45° phase margin with up to 100 pF capacitive load in unity-gain configuration, as verified in the datasheet (Figure 20). For loads >100 pF, external compensation (e.g., out-of-the-loop resistor per AN2653) is required to ensure stability - no internal compensation is provided.
Does the TS507CD support dual-supply operation?
Yes - the TS507CD operates with split supplies (e.g., ±2.5 V) as long as total VCC–VDD remains within 2.7 V to 5.5 V and absolute pin voltages stay within absolute maximum ratings (e.g., VCC ≤ 6 V, Vin ≤ VDD+0.3 V). Its rail-to-rail input allows common-mode range from VDD to VCC in all configurations.
How does the TS507CD's offset voltage perform over temperature?
The TS507CD exhibits 1 µV/°C typical offset drift over its full operating range (0 °C to +85 °C). At 25 °C, offset is 25 µV typ (100 µV max); worst-case drift across temperature yields ≤250 µV max for the TS507C grade - confirmed in Table 3 under "full temperature range" conditions.
Is the SOT23-5 package of TS507CD RoHS and REACH compliant?
Yes - the TS507CD SOT23-5 package is fully RoHS-compliant (Pb-free, halogen-free) and REACH-conformant, as documented in STMicroelectronics' official material declarations (Doc ID: CD00245215). Lead finish is matte tin, and the device meets JEDEC J-STD-020 moisture sensitivity level 1 (MSL1).
TS507CD Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Amplifier Type:
- General Purpose
- Number of Circuits:
- 1
- Output Type:
- Rail-to-Rail
- Slew Rate:
- 0.6V/µs
- Gain Bandwidth Product:
- 1.9 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 8 nA
- Voltage - Input Offset:
- 25 µV
- Current - Supply:
- 850µA
- Current - Output / Channel:
- 128 mA
- Voltage - Supply Span (Min):
- 2.7 V
- Voltage - Supply Span (Max):
- 5.5 V
- Operating Temperature:
- 0°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
TS507CD FAQ
1.How can I place an order for TS507CD through Aetrix?
Please submit a Request for Quotation (RFQ) for TS507CD on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TS507CD reliable?
The price and inventory of TS507CD are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TS507CD is usually 5 days.
3.What payment methods are accepted for TS507CD?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TS507CD transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TS507CD?
TS507CD orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TS507CD order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TS507CD?
For technical support, including TS507CD datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TS507CD requirements.
6.How does Aetrix verify that TS507CD is sourced from the original manufacturer or authorized distributors?
All TS507CD products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TS507CD meets industry standards.
7.What is the process for return or replacement of TS507CD?
All TS507CD units undergo pre-shipment inspection (PSI). If there is an issue with TS507CD, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TS507CD part is unused and in its original packaging.
Return procedure for TS507CD:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TS507CD Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
