My Inquiry
My Account
STMicroelectronics TS902ID
- Part No.:
- TS902ID
- Manufacturer:
- STMicroelectronics
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
TS902ID.pdf
- Description:
- IC OPAMP GP 2 CIRCUIT 14SO
- Quantity:
- Payment:
- Shipping:
Inventory:2,923
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TS902ID from STMicroelectronics is a rail-to-rail input/output CMOS dual operational amplifier with standby mode, operating from 2.7V to 16V single/dual supply, featuring 1 pA typical input bias current, 5 mV max input offset voltage, and 0.5 µA standby supply current. It delivers high-impedance outputs in standby and supports 600 Ω and 100 Ω loads - used in precision sensor signal conditioning where ultra-low power and rail-to-rail swing are critical.
For engineers reviewing the TS902ID datasheet, TS902ID pinout, TS902ID application, or TS902ID equivalent, this page provides verified pin functions, real-world load-driven output voltage limits (e.g., VOL = 650 mV @ RL = 600 Ω), standby threshold voltages (VinSBY/ON = 8.2 V), and validated alternatives for low-power dual op-amp replacement in industrial sensing and battery-powered instrumentation.
Technical Context
The TS902ID integrates two independent rail-to-rail amplifiers sharing a common standby control pin (Pin 1), enabling simultaneous high-impedance output disable with <0.5 µA total quiescent current. Its input stage accepts common-mode voltages from VCC− −0.2 V to VCC+ +0.2 V, and output swing reaches within 50 mV of rails under light load (10 kΩ) and within 350–400 mV under heavy load (600 Ω).
It features internal current limiting (±40 mA typical sink/source), 1.4 MHz gain-bandwidth product at 10 V supply, and 1 V/µs slew rate. Standby activation requires Pin 1 voltage ≤ 8.2 V (ON) and > 8.5 V (OFF), with hysteresis ensuring noise immunity - critical for intermittent-sampling systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 2.7 V to 16 V - enables direct use with Li-ion (3.7 V), 5 V logic, and 12 V industrial rails without level-shifting. |
| Input Bias Current | 1 pA typ - preserves signal integrity in high-impedance pH sensors, photodiode transimpedance stages, and piezoelectric interfaces. |
| Input Offset Voltage | 5 mV max - ensures ≤0.5% error in 1 V full-scale 12-bit ADC front-ends without trimming. |
| Output Swing (RL = 10 kΩ) | VCC− +50 mV / VCC+ −50 mV - delivers true rail-to-rail dynamic range for 3.3 V microcontroller ADC inputs. |
| Standby Supply Current | 0.5 µA @ VCC = 3 V - extends battery life in wake-on-event sensor nodes by >100× vs active mode (200 µA/amp). |
| Gain-Bandwidth Product | 1.4 MHz @ VCC = 10 V - supports stable closed-loop gain ≥10 up to 100 kHz for anti-aliasing filters. |
| Channel Separation | 120 dB @ 1 kHz - prevents crosstalk between dual-channel thermocouple amplifiers or differential line drivers. |
Pinout & Package
TS902ID is housed in a 14-pin SO (Small Outline) plastic micropackage (SO14), 8.55–8.75 mm × 5.8–6.2 mm body, 1.27 mm lead pitch, with gull-wing leads and 0.35–0.46 mm lead width.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Standby Control Input | Active-low enable: ≤8.2 V activates high-impedance standby; >8.5 V resumes operation - must not float. |
| 2 | Amplifier 1 Inverting Input | Differential node for inverting configurations; 1.5 pF input capacitance affects high-frequency stability. |
| 3 | Amplifier 1 Non-inverting Input | High-impedance node (1 pA bias); common-mode range extends 0.2 V beyond rails. |
| 4 | VCC− (Negative Supply) | Ground reference for single-supply use; connects to system GND or negative rail in dual-supply setups. |
| 5 | VCC+ (Positive Supply) | Primary power pin; supplies both amplifiers and internal bias circuits - bypass with 100 nF ceramic. |
| 6 | Amplifier 1 Output | Capable of ±40 mA sink/source; output impedance rises sharply in standby (high-Z state). |
| 7 | Amplifier 2 Non-inverting Input | Independent high-Z input; matched to Pin 3 for dual-channel synchronous sensing. |
| 8 | Amplifier 2 Inverting Input | Matches Pin 2; channel separation >120 dB minimizes inter-channel interference. |
| 9 | Amplifier 2 Output | Functionally identical to Pin 6; both outputs enter high-Z simultaneously when Pin 1 is asserted. |
| 10–14 | No Connect (NC) | Internally unconnected; no electrical function - leave unpopulated or grounded per layout best practice. |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail input and output | Enables full dynamic range utilization in 3.3 V and 5 V systems without supply headroom loss. |
| Standby mode with 0.5 µA consumption | Reduces average power in duty-cycled applications (e.g., periodic temperature logging) by >99.7%. |
| 1 pA typical input bias current | Eliminates significant DC error in >10 MΩ source impedances - essential for electrochemical sensors. |
| Specified performance at 600 Ω and 100 Ω loads | Guarantees usable output swing in driving ADC reference buffers or low-impedance transmission lines. |
| Integrated SPICE macromodel | Enables accurate transient and AC simulation of standby transitions, settling time, and load-dependent distortion. |
Applications
| Industrial Sensor Signal Conditioning | Low-Power Data Acquisition Front-End |
|---|---|
Use Scenario: Amplifying mV-level outputs from RTDs, thermocouples, or strain gauges in programmable logic controllers (PLCs) with 24 V field power. IC Role / Device Role / Timing Role: Dual-channel instrumentation amplifier core - one amp for gain, one for filtering - with synchronized standby during ADC conversion idle time. Use Value: 5 mV max Vio and 1 pA Iib minimize calibration drift over −40°C to +125°C; rail-to-rail swing maximizes 12-bit ADC utilization. |
Use Scenario: Battery-powered environmental monitor sampling temperature/humidity every 10 seconds using a 3.3 V MCU and 12-bit SAR ADC. IC Role / Device Role / Timing Role: Dual op-amp front-end: one channel buffers sensor output, the other drives ADC reference - both enter standby between samples. Use Value: 0.5 µA standby current extends CR2032 coin-cell life from weeks to >2 years; 200 µA/amp active current enables fast settling before conversion. |
| Portable Medical Instrumentation | Automotive Cabin Sensor Interface |
Use Scenario: ECG electrode amplifier stage in handheld vital sign monitors requiring low noise, low power, and high CMRR. IC Role / Device Role / Timing Role: First-stage differential amplifier with guard drive capability - standby disables during patient disconnect detection. Use Value: 90 dB CMRR and 30 nV/√Hz input noise meet AAMI EC11 requirements; rail-to-rail output avoids clipping on ±1.65 V ADC inputs. |
Use Scenario: Occupancy detection via capacitive touch sensors behind automotive dashboards powered from 5 V vehicle bus. IC Role / Device Role / Timing Role: Dual comparator-like amplifier: one channel detects baseline shift, the other validates signal integrity - both sleep during idle cycles. Use Value: −40°C to +125°C rating matches under-hood thermal specs; 120 dB channel separation prevents false triggers from adjacent sensor traces. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual rail-to-rail op-amp with standby applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLC2272CDR | No standby mode; 150 µA/amp supply current; 10 µV/°C Vio drift vs TS902ID's 5 µV/°C. | Lacks power-gating capability - unsuitable for intermittent-sampling systems requiring sub-µA sleep. | Choose if continuous operation and lower offset drift are prioritized over ultra-low standby power. |
| OPA2333AIDR | Zero-drift architecture; 17 µA/amp supply current; no dedicated standby pin - shutdown requires external logic. | Requires additional GPIO and firmware control to achieve low-power state; adds BOM and layout complexity. | Prefer when microvolt-level offset stability over temperature is mandatory, and system can manage external shutdown sequencing. |
Compared with TLC2272CDR and OPA2333AIDR, the TS902ID uniquely integrates hardware-controlled standby with <0.5 µA consumption and guaranteed rail-to-rail swing into 600 Ω loads - making it optimal for energy-constrained, high-precision dual-channel analog front-ends where simplicity and deterministic low-power entry/exit are required.
Availability
TS902ID is available at Aetrix Electronics and suitable for industrial sensor signal conditioning, low-power data acquisition front-ends, and portable medical instrumentation requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for TS902ID includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, microcontroller, power, and MEMS products for industrial, automotive, and consumer markets.
The TS902ID belongs to ST's precision analog op-amp portfolio, engineered specifically for ultra-low-power, rail-to-rail performance in harsh-environment sensing applications - emphasizing reliability over temperature, low input errors, and integrated power management.
FAQ
What is the absolute maximum supply voltage for TS902ID?
The TS902ID supports a maximum supply voltage of 18 V across VCC+ and VCC− terminals, as specified in its Absolute Maximum Ratings table. Operation above 16 V (recommended range) risks parametric degradation or latch-up, especially at elevated temperatures. For 24 V industrial systems, external regulation to ≤16 V is mandatory.
Can Pin 1 (Standby) be driven directly by a 3.3 V GPIO?
No - Pin 1 requires ≥8.5 V to exit standby, so a 3.3 V GPIO cannot reliably deactivate standby mode. A level-shifter or open-drain driver referenced to VCC+ is required. Leaving Pin 1 unconnected causes undefined behavior; it must be actively pulled to VCC+ (for active operation) or ≤8.2 V (for standby) via a resistor or switch.
How does output drive capability change in standby mode?
In standby mode, both outputs enter a true high-impedance state - output leakage is <100 nA, and no sourcing or sinking occurs. This differs from tri-state digital outputs: the TS902ID outputs are effectively disconnected, preventing loading of downstream circuits like ADC sample-and-hold capacitors or multiplexer inputs.
Is the TS902ID suitable for driving 100 Ω loads continuously?
Yes - the datasheet explicitly specifies performance at 100 Ω loads, with VOL = 2300 mV max and VOH = 7.8 V min at VCC = 10 V. However, continuous 100 Ω drive increases junction temperature; derating is required above 85°C ambient, and thermal design must accommodate ~120 mW dissipation per amplifier at full swing.
TS902ID Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Amplifier Type:
- General Purpose
- Number of Circuits:
- 2
- Output Type:
- Rail-to-Rail
- Slew Rate:
- 1V/µs
- Gain Bandwidth Product:
- 1.4 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 1 pA
- Voltage - Input Offset:
- 10 mV
- Current - Supply:
- 400µA (x2 Channels)
- Current - Output / Channel:
- 60 mA
- Voltage - Supply Span (Min):
- 2.7 V
- Voltage - Supply Span (Max):
- 16 V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SO
TS902ID FAQ
1.How can I place an order for TS902ID through Aetrix?
Please submit a Request for Quotation (RFQ) for TS902ID on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TS902ID reliable?
The price and inventory of TS902ID are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TS902ID is usually 5 days.
3.What payment methods are accepted for TS902ID?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TS902ID transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TS902ID?
TS902ID orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TS902ID order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TS902ID?
For technical support, including TS902ID datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TS902ID requirements.
6.How does Aetrix verify that TS902ID is sourced from the original manufacturer or authorized distributors?
All TS902ID products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TS902ID meets industry standards.
7.What is the process for return or replacement of TS902ID?
All TS902ID units undergo pre-shipment inspection (PSI). If there is an issue with TS902ID, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TS902ID part is unused and in its original packaging.
Return procedure for TS902ID:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TS902ID Tags
-
LM358DT
STMicroelectronics
-
LM358DR
Texas Instruments
-
LM2904DR
Texas Instruments
-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments
-
MCP6006T-E/OT
Microchip Technology
-
MCP6006UT-E/OT
Microchip Technology
-
LM324PWR
Texas Instruments
-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments
-
LM358P
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
