STMicroelectronics TS912AIN
- Part No.:
- TS912AIN
- Manufacturer:
- STMicroelectronics
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
TS912AIN.pdf
- Description:
- IC CMOS 2 CIRCUIT 8MINI DIP
- Quantity:
- Payment:

- Shipping:

Inventory:3,871
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TS912AIN from STMicroelectronics is a rail-to-rail input/output CMOS dual operational amplifier designed for precision signal conditioning in single-supply systems. It operates from 2.7 V to 16 V, delivers 200 μA per amplifier supply current at 3 V, features 1 pA typical input bias current, 2 mV max input offset voltage (TS912A grade), and supports 600 Ω load drive - used in battery-powered sensor front-ends and industrial analog monitoring circuits.
For engineers reviewing the TS912AIN datasheet, TS912AIN pinout, TS912AIN application, or TS912AIN equivalent, key selection criteria include rail-to-rail output swing under 600 Ω loads, ultra-low input bias current for high-impedance sources, temperature-stable offset performance across -40 °C to +125 °C, and SO-8/DIP8 package compatibility with legacy PCB layouts.
Technical Context
The TS912AIN implements a complementary CMOS input stage enabling rail-to-rail common-mode input range (VCC− −0.2 V to VCC+ +0.2 V) and output swing within 30–400 mV of both rails depending on load. Its internal current-limiting circuit caps source/sink output current at ~40 mA (at 3 V) and ensures latch-up immunity per JEDEC JESD78.
It uses a two-stage transconductance architecture with dominant-pole compensation, delivering 0.8–1.4 MHz gain-bandwidth product (dependent on supply and load), 30–40° phase margin, and 0.3–1.3 V/μs slew rate. Input noise is 30 nV/√Hz at 1 kHz, and channel separation exceeds 120 dB at 1 kHz.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 2.7 V to 16 V - enables direct interface with Li-ion, 5 V, and 12 V systems without level-shifting. |
| Input Bias Current | 1 pA typ. - preserves signal integrity in photodiode, pH probe, and piezoelectric sensor interfaces. |
| Input Offset Voltage | 2 mV max (TS912A grade) - supports 12-bit accuracy in 5 V full-scale unbuffered ADC front-ends. |
| Output Drive Capability | ±40 mA (3 V), RL = 600 Ω - drives low-impedance loads including analog multiplexers and DAC buffers. |
| Rail-to-Rail Output Swing | VCC− +300 mV / VCC+ −400 mV @ RL = 600 Ω - maximizes dynamic range in single-supply 3.3 V data acquisition. |
| Gain-Bandwidth Product | 1.4 MHz @ VCC = 10 V, RL = 10 kΩ - sufficient for anti-aliasing filters up to ~100 kHz with unity-gain stability. |
| ESD Tolerance | 3 kV HBM - meets IEC 61000-4-2 Level 2 for board-level handling in industrial assembly. |
Pinout & Package
Dual op-amp in 8-pin DIP (plastic through-hole) or SO-8 (surface-mount) package; RoHS-compliant ECOPACK® construction. Pin numbering follows standard dual op-amp layout (top view).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Inverting input of amplifier A | High-impedance node accepting differential signals; referenced to VCC− for single-supply biasing. |
| 2 | Non-inverting input of amplifier A | Accepts reference or sensor signal; rail-to-rail common-mode range allows direct connection to ground or VCC. |
| 3 | Output of amplifier A | Capable of sourcing/sinking ±40 mA into 600 Ω while maintaining rail-to-rail swing. |
| 4 | Negative supply (VCC−) | Ground reference for single-supply operation; must be connected even when VCC− = 0 V. |
| 5 | Non-inverting input of amplifier B | Independent input channel; identical specs to pin 2 - enables dual-channel signal conditioning. |
| 6 | Inverting input of amplifier B | Matches pin 1 functionality; supports independent feedback networks per channel. |
| 7 | Output of amplifier B | Electrically isolated from pin 3; channel separation >120 dB prevents crosstalk in dual-sensor systems. |
| 8 | Positive supply (VCC+) | Accepts 2.7–16 V; internal regulation ensures stable biasing across full voltage range. |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail input and output | Enables full utilization of 3.3 V or 5 V supply rails in single-ended configurations without external level shifters. |
| Ultra-low input bias current (1 pA typ.) | Minimizes voltage error in high-source-impedance applications such as electrochemical sensors and capacitive touch preamps. |
| Specified for 600 Ω load drive | Guarantees output swing and linearity when driving analog switches, instrumentation amplifiers, or low-Z DAC outputs. |
| Latch-up immunity & 3 kV HBM ESD | Ensures robustness during PCB handling and operation in noisy industrial environments with floating grounds. |
| Spice macromodel included | Validated behavioral model supports accurate AC/DC/transient simulation of closed-loop configurations before prototyping. |
Applications
| Industrial Sensor Signal Conditioning | Battery-Powered Data Loggers |
|---|---|
|
Use Scenario: Amplifying low-level mV outputs from RTDs, thermocouples, or strain gauges in factory-floor PLC modules. IC Role / Device Role / Timing Role: Dual-channel precision buffer and gain stage with rail-to-rail output driving 12-bit SAR ADC inputs. Use Value: 2 mV max offset and 1 pA bias current prevent drift-induced measurement errors over temperature and time. |
Use Scenario: Signal conditioning and anti-alias filtering in portable environmental monitors powered by coin-cell or LiPo batteries. IC Role / Device Role / Timing Role: Low-power dual op-amp implementing programmable gain and DC-blocking stages prior to MCU ADC sampling. Use Value: 200 μA/amplifier supply current extends battery life beyond 1 year in sleep-active cycling modes. |
| Medical Instrumentation Front-Ends | Automotive Cabin Sensors |
|
Use Scenario: Biopotential amplification (ECG, EMG) where electrode-skin interface impedance exceeds 1 MΩ. IC Role / Device Role / Timing Role: First-stage instrumentation amplifier input buffer with ultra-high input impedance and low noise. Use Value: 30 nV/√Hz input noise and rail-to-rail input range preserve microvolt-level signal fidelity without DC blocking capacitors. |
Use Scenario: Occupancy detection via capacitive proximity sensing and HVAC ambient humidity signal conditioning. IC Role / Device Role / Timing Role: Dual-channel comparator driver and analog filter for resistive/capacitive sensor interfaces in automotive control units. Use Value: −40 °C to +125 °C operating range and AEC-Q200-compatible variants (TS912AIDT) ensure reliability in under-hood and cabin environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual rail-to-rail op-amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TS912ID | Standard-grade version (12 mV max Vio, 150 pA max Iib) vs. TS912AIN's A-grade (2 mV, 150 pA max Iib). | Acceptable for cost-sensitive industrial controls where <12-bit accuracy suffices; not suitable for precision medical front-ends. | Select TS912ID only if offset drift and noise budget allow higher error margins. |
| MCP6022-I/SN | Higher GBP (10 MHz), lower noise (14 nV/√Hz), but 100 nA Iib - 100× higher than TS912AIN's 1 pA. | Preferred for wideband active filters; unsuitable for high-Z sensor nodes due to input current-induced offset. | Choose MCP6022-I/SN only when bandwidth outweighs input impedance requirements. |
Compared with TS912ID, TS912AIN provides tighter offset and lower drift for precision DC-coupled stages; versus MCP6022-I/SN, it trades bandwidth for femtoampere-level input bias essential in electrochemical and piezoelectric sensing.
Availability
TS912AIN is available at Aetrix Electronics and suitable for industrial sensor signal conditioning, battery-powered data loggers, and medical instrumentation front-ends requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for TS912AIN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, power, microcontroller, and sensor solutions for industrial, automotive, and consumer markets.
The TS912 series belongs to ST's precision analog portfolio, engineered specifically for rail-to-rail performance in resource-constrained, single-supply industrial and medical systems where low power, high input impedance, and wide voltage range are critical.
FAQ
What is the maximum load capacitance the TS912AIN can drive without instability?
The TS912AIN remains unity-gain stable with up to 100 pF capacitive load when driving 10 kΩ, as verified in Figure 8 (gain/phase vs. frequency). For loads exceeding 100 pF or lower resistive loads (e.g., 600 Ω), external isolation resistance (≥100 Ω) is required between output and capacitance to maintain ≥30° phase margin per Figure 11 and Figure 13.
Does TS912AIN support true dual-supply operation with negative voltage on pin 4?
Yes - pin 4 (VCC−) accepts voltages down to −0.3 V absolute maximum, and the device is fully specified for dual-supply operation (e.g., ±5 V or ±8 V) with rail-to-rail input common-mode range extending 0.2 V beyond each rail. Common-mode range is VCC− −0.2 V to VCC+ +0.2 V per Table 2.
How does the output short-circuit current limit behave under thermal stress?
The internal current-limit circuit clamps output current to ~40 mA (source/sink) at 3 V, rising to ~75 mA at 10 V. Under sustained short-circuit, junction temperature rises per RthJA = 85 °C/W (DIP8); thermal shutdown is not integrated, so external current limiting or duty-cycle control is required for continuous fault conditions.
Is the TS912AIN pin-compatible with legacy TS912IN or TS912ID devices?
Yes - all TS912x variants (IN, AIN, ID, AID) share identical DIP8 and SO-8 footprints and pin functions. The "A" suffix denotes improved offset (2 mV max) and drift (5 µV/°C), but electrical pin behavior, supply range, and thermal specs remain fully compatible for drop-in replacement in existing designs.
TS912AIN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Amplifier Type:
- CMOS
- Number of Circuits:
- 2
- Output Type:
- Rail-to-Rail
- Slew Rate:
- 1.3V/µs
- Gain Bandwidth Product:
- 1.4 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 1 pA
- Voltage - Input Offset:
- 5 mV
- Current - Supply:
- 400µA (x2 Channels)
- Current - Output / Channel:
- 75 mA
- Voltage - Supply Span (Min):
- 2.7 V
- Voltage - Supply Span (Max):
- 16 V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-Mini DIP
TS912AIN FAQ
1.How can I place an order for TS912AIN through Aetrix?
Please submit a Request for Quotation (RFQ) for TS912AIN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TS912AIN reliable?
The price and inventory of TS912AIN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TS912AIN is usually 5 days.
3.What payment methods are accepted for TS912AIN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TS912AIN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TS912AIN?
TS912AIN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TS912AIN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TS912AIN?
For technical support, including TS912AIN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TS912AIN requirements.
6.How does Aetrix verify that TS912AIN is sourced from the original manufacturer or authorized distributors?
All TS912AIN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TS912AIN meets industry standards.
7.What is the process for return or replacement of TS912AIN?
All TS912AIN units undergo pre-shipment inspection (PSI). If there is an issue with TS912AIN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TS912AIN part is unused and in its original packaging.
Return procedure for TS912AIN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TS912AIN Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
