Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Linear > Instrumentation, Op Amps, Buffer Amps

STMicroelectronics TS954ID

Name: TS954ID
Brand: STMicroelectronics
SKU: TS954ID
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: TS954ID

Manufacturer:: STMicroelectronics

Category:: Instrumentation, Op Amps, Buffer Amps

Package:: 14-SOIC (0.154", 3.90mm Width)

Datasheet:: TS954ID.pdf

Description:: IC OPAMP GP 4 CIRCUIT 14SO

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,040

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

TS954ID from STMicroelectronics is a quad rail-to-rail input/output BiCMOS operational amplifier optimized for 3 V and 5 V single-supply operation, delivering 3 MHz gain-bandwidth, 1 V/µs slew rate, and 0.9 mA per amplifier supply current at 3 V. It features ±1 V differential input voltage tolerance, 80 dB supply voltage rejection, and latch-up immunity-used in industrial signal conditioning, active filtering, and DAC buffering circuits.

For engineers reviewing the TS954ID datasheet, TS954ID pinout, TS954ID application, or TS954ID equivalent, key selection criteria include rail-to-rail I/O swing across 2.7–12 V supply, low-noise (25 nV/√Hz) performance at 1 kHz, THD of 0.01% at 10 kHz, and SO14 package compatibility with legacy PCB layouts.

Technical Context

The TS954ID implements a BiCMOS input stage enabling rail-to-rail common-mode input range (V_DD − 0.2 V to V_CC + 0.2 V) and rail-to-rail output swing (within 100 mV of rails at 600 Ω load). Its unity-gain stable architecture achieves 60° phase margin with 100 pF capacitive load.

Designed for low-power precision analog signal paths, it maintains 86 dB large-signal voltage gain (A_vd) at 5 V supply and supports operation from −40 °C to +125 °C ambient temperature with 2 µV/°C input offset drift.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	2.7 V to 12 V - enables direct interface with Li-ion battery (3.3 V), USB (5 V), and industrial 12 V rails without level-shifting
Gain-Bandwidth Product	3 MHz - supports stable closed-loop operation up to ~200 kHz with gain ≥15, suitable for anti-aliasing and reconstruction filters
Slew Rate	1 V/µs - ensures ≤1 µs settling to 0.1% for 1 V step, adequate for audio and medium-speed sensor signal conditioning
Input Offset Voltage	6–8 mV (max) - limits DC error in precision gain stages; drift of 2 µV/°C minimizes thermal drift in wide-temperature environments
Output Short-Circuit Current	±10 mA - provides robust drive capability into 600 Ω loads (e.g., line drivers) without external current limiting
THD + Noise	0.01% at 10 kHz - meets Class AB audio buffer requirements and medical instrumentation linearity specs
ESD Rating (HBM)	3 kV - exceeds IEC 61000-4-2 Level 3 for system-level ESD robustness in industrial control panels

Pinout & Package

TS954ID is housed in a 14-pin SOIC (SO14) package with 1.27 mm pitch, 8.55–8.75 mm body length, and 3.80–4.00 mm width. Thermal resistance junction-to-ambient is 103 °C/W, supporting continuous operation at full rating up to +85 °C ambient with minimal heatsinking.

Pin	Circuit Role	Design Meaning
1	Output 1	Amplifier A output; rail-to-rail swing supports direct connection to ADC reference buffers or transducer excitation circuits
2	Inverting Input 1	High-impedance node (I_ib = 35–200 nA); requires matched trace routing to minimize offset in high-gain configurations
3	Non-inverting Input 1	Common-mode range extends to V_DD − 0.2 V and V_CC + 0.2 V - enables single-supply sensor biasing without external level shifters
4	V_CC (Ground)	Power return for single-supply operation; must be decoupled with 100 nF ceramic capacitor near pin
5	Non-inverting Input 2	Independent input for second amplifier; shares same rail-to-rail CMVR as Pin 3
6	Inverting Input 2	Matches Pin 2 electrical behavior; allows dual-channel instrumentation amplifier front-end implementation
7	Output 2	Amplifier B output; electrically isolated from Output 1 - supports independent feedback networks
8	V_DD (Supply)	Positive supply rail; accepts 2.7–12 V; internal regulation not required due to BiCMOS process stability
9	Output 3	Amplifier C output; identical AC/DC specs to Outputs 1 and 2 - enables 3-channel parallel signal processing
10	Inverting Input 3	Third amplifier inverting input; layout symmetry with Pins 2 and 6 critical for multi-channel matching
11	Non-inverting Input 3	Third amplifier non-inverting input; supports DC-coupled sensor interfaces with no input clamping diodes
12	Non-inverting Input 4	Fourth amplifier input; enables quad-channel active filter banks or multi-stage gain blocks
13	Inverting Input 4	Fourth amplifier inverting input; matches all other inverting inputs in bias current and noise characteristics
14	Output 4	Amplifier D output; fully specified rail-to-rail swing ensures consistent performance across all four channels

Key Features

Feature	Design Value
Rail-to-rail input common-mode range	Extends 0.2 V beyond supply rails - eliminates need for input voltage translation in single-supply data acquisition systems
Rail-to-rail output swing	Within 100 mV of V_DD/V_CC at 600 Ω - maximizes dynamic range for 12-bit+ ADC drivers and headphone amplifiers
Low quiescent current	0.9 mA per amplifier at 3 V - enables four-channel operation at <3.6 mA total, ideal for battery-powered portable instruments
High ESD immunity	3 kV HBM - reduces field failure risk in assembly and end-use environments without external protection components
Latch-up immunity	200 mA - prevents destructive latch-up during overvoltage transients on input pins, enhancing system reliability

Applications

Industrial Signal Conditioning

Active Filtering

Use Scenario: Amplifying low-level thermocouple or strain gauge outputs in PLC analog input modules.

IC Role / Device Role / Timing Role: Quad op-amp configured as precision instrumentation amplifier front-end and low-pass filter stage.

Use Value: Rail-to-rail I/O preserves full sensor dynamic range across 3.3 V microcontroller ADC inputs; 0.01% THD ensures accurate digitization of slow-varying process signals.

Use Scenario: Implementing 4th-order Butterworth anti-aliasing filters before SAR ADCs in motor control feedback loops.

IC Role / Device Role / Timing Role: Four independent amplifiers used in cascaded Sallen-Key topology with matched RC networks.

Use Value: 3 MHz GBW supports filter cutoff frequencies up to 200 kHz while maintaining phase linearity; low input bias current avoids RC time constant drift.

DAC Buffering

Portable Headphone Drivers

Use Scenario: Driving 12-bit current-output DACs (e.g., AD5422) in programmable logic controller output modules.

IC Role / Device Role / Timing Role: Voltage follower with rail-to-rail output to convert DAC current to precise 0–10 V analog output.

Use Value: 8 mV max input offset ensures <0.1% FSR error at 10 V full scale; 80 dB CMRR rejects common-mode noise from shared power rails.

Use Scenario: Single-supply stereo headphone driver in handheld medical ultrasound devices.

IC Role / Device Role / Timing Role: Two amplifiers per channel (inverting + non-inverting) delivering 1 Vrms into 32 Ω loads.

Use Value: 1 V/µs slew rate prevents slew-induced distortion at 20 kHz; 25 nV/√Hz input noise keeps SNR >95 dB unweighted.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad rail-to-rail op-amp applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TS954IPT	TSSOP14 package (4.9–5.1 mm × 6.2–6.6 mm); 100 °C/W R_thja; same electrical specs	Requires finer-pitch PCB layout; better thermal performance in dense layouts than SO14	Select when board space is constrained and reflow profile supports TSSOP handling
LM324DT	Wider supply range (3–32 V), but only 1.2 MHz GBW, 0.5 V/µs slew rate, and non-rail-to-rail I/O	Acceptable for cost-sensitive industrial controls where precision and speed are secondary	Choose only if design tolerates 1.5 V input headroom loss and 5× slower transient response

Compared with TS954IPT, TS954ID offers identical analog performance in a larger, hand-solderable SO14 package with higher thermal resistance but proven manufacturability in legacy production lines; versus LM324DT, TS954ID delivers 2.5× higher bandwidth, rail-to-rail operation, and 3× lower THD at 10 kHz-critical for precision signal chains.

Availability

TS954ID is available at Aetrix Electronics and suitable for industrial signal conditioning, active filtering, and DAC buffering requiring stable component supply across automotive-grade extended temperature ranges (−40 °C to +125 °C).

Supply support for TS954ID includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and analog components for industrial, automotive, and consumer markets.

The TS95x family targets low-voltage, low-power precision analog signal conditioning-specifically engineered for 3 V/5 V single-supply systems where rail-to-rail I/O, low THD, and ESD-hardened operation are mandatory.

FAQ

What is the maximum operating junction temperature for TS954ID?

The absolute maximum junction temperature is 150 °C, with thermal resistance junction-to-ambient rated at 103 °C/W for the SO14 package. At 25 °C ambient and 3.6 mA total supply current (0.9 mA × 4), power dissipation is ~11 mW, resulting in ~1.1 °C junction rise-well within safe margins even at 85 °C ambient.

Does TS954ID require external compensation for unity-gain stability?

No. TS954ID is internally compensated for unity-gain stability, verified by 60° phase margin at unit gain with 100 pF capacitive load. No external compensation capacitor is needed for gains ≥1, simplifying PCB layout and reducing BOM count in standard amplifier configurations.

Can TS954ID operate with dual supplies such as ±2.5 V?

Yes. Although optimized for single-supply use, TS954ID supports split supplies where V_CC = −2.5 V and V_DD = +2.5 V (total 5 V), maintaining rail-to-rail input/output swing relative to its local ground (Pin 4). Common-mode range becomes −2.7 V to +2.7 V, and output swings to within 100 mV of each rail.

What is the recommended bypass capacitance for TS954ID's V_DD pin?

A 100 nF X7R ceramic capacitor placed within 2 mm of Pin 8 (V_DD) and a 1 µF tantalum or aluminum electrolytic capacitor at the board-level power entry are recommended. This dual-capacitor approach suppresses both high-frequency switching noise (ceramic) and bulk supply droop (bulk cap), ensuring stable operation under dynamic load conditions.

TS954ID Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 14-SOIC (0.154", 3.90mm Width)

Packaging:: Tube

Product Status:: Obsolete

Amplifier Type:: General Purpose

Number of Circuits:: 4

Output Type:: Rail-to-Rail

Slew Rate:: 1V/µs

Gain Bandwidth Product:: 3 MHz

-3db Bandwidth:: -

Current - Input Bias:: 35 nA

Voltage - Input Offset:: 6 mV

Current - Supply:: 950µA (x4 Channels)

Current - Output / Channel:: 10 mA

Voltage - Supply Span (Min):: 2.7 V

Voltage - Supply Span (Max):: 12 V

Operating Temperature:: -40°C ~ 125°C

Grade:: Automotive

Qualification:: AEC-Q100

Mounting Type:: Surface Mount

Supplier Device Package:: 14-SO

TS954ID FAQ

1.How can I place an order for TS954ID through Aetrix?

Please submit a Request for Quotation (RFQ) for TS954ID on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for TS954ID reliable?

The price and inventory of TS954ID are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TS954ID is usually 5 days.

3.What payment methods are accepted for TS954ID?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TS954ID transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for TS954ID?

TS954ID orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your TS954ID order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for TS954ID?

For technical support, including TS954ID datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TS954ID requirements.

6.How does Aetrix verify that TS954ID is sourced from the original manufacturer or authorized distributors?

All TS954ID products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TS954ID meets industry standards.

7.What is the process for return or replacement of TS954ID?

All TS954ID units undergo pre-shipment inspection (PSI). If there is an issue with TS954ID, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The TS954ID part is unused and in its original packaging.

Return procedure for TS954ID:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…