Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Linear > Instrumentation, Op Amps, Buffer Amps

STMicroelectronics TS972IDT

Name: TS972IDT
Brand: STMicroelectronics
SKU: TS972IDT
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: TS972IDT

Manufacturer:: STMicroelectronics

Category:: Instrumentation, Op Amps, Buffer Amps

Package:: 8-SOIC (0.154", 3.90mm Width)

Datasheet:: TS972IDT.pdf

Description:: IC OPAMP GP 2 CIRCUIT 8SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:8,383

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

TS972IDT from STMicroelectronics is a dual rail-to-rail output operational amplifier optimized for low-noise audio pre-amplification in battery-powered systems. It delivers 4 nV/√Hz input voltage noise, 0.003% THD at 1 kHz, 12 MHz gain bandwidth, 4 V/µs slew rate, and operates from 2.7 V to 10 V single supply (±2.5 V dual). It is used in portable audio front-ends requiring high fidelity and low power.

For engineers reviewing the TS972IDT datasheet, TS972IDT pinout, TS972IDT application, or TS972IDT equivalent, key selection criteria include rail-to-rail output swing (±2.4 V @ ±2.5 V), ultra-low distortion for analog signal chains, thermal resistance (125 °C/W for SO8), ESD robustness (2 kV HBM), and compatibility with space-constrained PCB layouts using SO8 footprint.

Technical Context

The TS972IDT integrates two independent high-speed op-amps with fully differential input stages and Class AB output stages enabling rail-to-rail output swing. Its internal architecture supports stable unity-gain operation with ≥60° phase margin and 10 dB gain margin across load conditions up to 2 kΩ with 100 pF capacitive load.

It features a common-mode input range of V_DD + 1.15 V to V_CC – 1.15 V, input offset voltage ≤5 mV (typ), and input bias current ≤750 nA (max) over –40 °C to +125 °C. Noise performance is specified at 4 nV/√Hz (100 kHz) and 250 fA/√Hz (1 kHz), supporting precision sensor and audio signal conditioning.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	2.7 V to 10 V single supply; enables direct integration into 3.3 V and 5 V portable systems without level-shifting.
Output Swing	±2.4 V at ±2.5 V supply; delivers full dynamic range into 2 kΩ loads, minimizing headroom loss in audio line drivers.
Input Voltage Noise	4 nV/√Hz at 100 kHz; preserves SNR in microphone preamps and instrumentation amplifiers with gain >20.
THD+N	0.003 % at 1 kHz, RL = 10 kΩ; meets CD-quality audio requirements without post-filtering.
Gain Bandwidth Product	12 MHz typical; supports stable closed-loop gains up to 10× at 1 MHz for active filters and anti-aliasing stages.
Slew Rate	4 V/µs; ensures faithful reproduction of 1 V_PP signals up to 640 kHz without slewing distortion.
CMRR	85 dB typical; rejects power-supply ripple and board-level interference in single-ended sensor interfaces.

Pinout & Package

TS972IDT is supplied in an 8-pin SO (Small Outline) package (SO8), measuring 4.9 mm × 6.0 mm × 1.75 mm, with 1.27 mm lead pitch and ECOPACK® RoHS-compliant finish.

Pin/Terminal	Circuit Role	Design Meaning
1	Inverting Input (Amplifier A)	High-impedance node for feedback network connection; supports unity-gain inverter or transimpedance configurations.
2	Non-inverting Input (Amplifier A)	Accepts DC-biased or AC-coupled sensor signals; common-mode range extends within 1.15 V of rails.
3	Output (Amplifier A)	Rail-to-rail capable output driving up to 1.5 mA source / 100 mA sink; requires local 100 nF decoupling.
4	V_DD (Negative Supply)	Connect to ground (single supply) or negative rail (dual supply); must be bypassed with 100 nF ceramic capacitor.
5	Inverting Input (Amplifier B)	Independent input for second channel; electrically isolated from Channel A except via shared supply pins.
6	Non-inverting Input (Amplifier B)	Supports differential pair configuration with Channel A when used as instrumentation amplifier front-end.
7	Output (Amplifier B)	Matches Channel A performance; allows stereo preamp or dual-channel signal conditioning on one die.
8	V_CC (Positive Supply)	Primary power entry point; thermal resistance junction-to-ambient is 125 °C/W - requires adequate copper pour.

Key Features

Feature	Design Value
Rail-to-rail output swing	Delivers full-scale signal amplitude into 2 kΩ loads without clipping, maximizing ADC input utilization in portable data loggers.
Ultra-low THD+N (0.003 %)	Enables high-fidelity audio signal paths in headphone drivers and line-out stages without harmonic compensation circuitry.
Very low input voltage noise (4 nV/√Hz)	Preserves signal integrity in low-level piezoelectric sensor interfaces where gain stages dominate system noise floor.
High slew rate (4 V/µs)	Supports wideband active filters (e.g., 2nd-order Butterworth at 200 kHz) without transient distortion or settling delay.
Latch-up immunity (Class A)	Guarantees robust operation during hot-plug events or supply sequencing faults in industrial handheld testers.

Applications

Portable Audio Preamp

Instrumentation Signal Conditioning

Use Scenario: Amplifying MEMS microphone output in Bluetooth earbuds before ADC sampling.

IC Role / Device Role / Timing Role: Dual-channel low-noise preamplifier providing 40 dB gain with DC-coupled biasing and rail-to-rail output swing.

Use Value: 4 nV/√Hz noise floor maintains >95 dB SNR at 1 V_PP, while 0.003 % THD prevents audible coloration in voice-band signals.

Use Scenario: Conditioning thermocouple outputs in handheld multimeters with cold-junction compensation.

IC Role / Device Role / Timing Role: Precision instrumentation amplifier front-end with matched input pairs and high CMRR.

Use Value: 85 dB CMRR rejects common-mode noise from switching power supplies; 5 µV/°C drift minimizes calibration drift over operating temperature.

Professional Line Driver

Battery-Powered Sensor Interface

Use Scenario: Driving balanced line outputs in portable audio mixers to 600 Ω professional gear.

IC Role / Device Role / Timing Role: Unity-gain stable line driver with low output impedance (<100 Ω) and fast settling.

Use Value: 4 V/µs slew rate ensures <100 ns settling to 0.1 % for 2 V step inputs, critical for digital audio clock synchronization.

Use Scenario: Amplifying strain gauge bridge outputs in wireless structural health monitoring nodes.

IC Role / Device Role / Timing Role: Low-power, low-drift instrumentation amplifier stage with 2.7 V minimum supply support.

Use Value: 2.7 V operation extends battery life in coin-cell powered sensors; 200–1000 nA input bias current avoids bridge imbalance errors.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual low-noise op-amp applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TLV2772CDR	Lower GBP (10 MHz), higher input bias current (1 pA), same rail-to-rail output, 5.5 V max supply.	Optimized for ultra-low power (1.2 mA/ch) but less suitable for >1 MHz audio filtering.	Select when supply voltage is limited to ≤5.5 V and quiescent current <1.5 mA is mandatory.
OPA2134PA	Higher noise (8 nV/√Hz), wider supply range (±18 V), JFET input (20 pA I_ib), no rail-to-rail output.	Targeted at studio-grade audio with bipolar supply; lacks rail-to-rail swing needed for 3.3 V microcontroller interfacing.	Select only for dual-supply, high-voltage audio applications where output swing beyond ±2 V is required.

Compared with TLV2772CDR and OPA2134PA, TS972IDT uniquely balances 4 nV/√Hz noise, rail-to-rail output at 2.7 V, and 12 MHz bandwidth - making it optimal for space-constrained, battery-operated audio and precision analog systems where supply headroom is minimal.

Availability

TS972IDT is available at Aetrix Electronics and suitable for portable audio preamplification, instrumentation signal conditioning, and battery-powered sensor interface applications requiring stable component supply and long-term manufacturability.

Supply support for TS972IDT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, MCU, power, and sensor solutions for automotive, industrial, and consumer markets.

The TS97x family was engineered specifically for portable and battery-powered equipment demanding rail-to-rail output swing, ultra-low noise, and low distortion - targeting audio, sensing, and communication front-ends where power efficiency and signal fidelity are co-critical.

FAQ

What is the maximum capacitive load the TS972IDT can drive stably?

The TS972IDT maintains stability with up to 100 pF capacitive load when driving 2 kΩ resistive loads, as verified by phase margin ≥60° and gain margin ≥10 dB in the datasheet's characteristic curves (Figure 10–12). For loads exceeding 100 pF, external isolation resistor (≥10 Ω) is required between output and capacitance.

Does TS972IDT support single-supply operation below 3 V?

Yes - TS972IDT operates down to 2.7 V single supply (or ±1.35 V dual supply), with guaranteed rail-to-rail output swing and full specification compliance across –40 °C to +125 °C. At 2.7 V, output swing remains ≥±1.2 V into 2 kΩ, and THD stays ≤0.005 % at 1 kHz.

How does the ESD rating impact PCB layout for TS972IDT?

With 2 kV HBM ESD protection, TS972IDT requires standard ESD-aware layout: input traces must avoid long runs near connectors, all unused pins should be tied to V_DD or V_CC, and 100 nF ceramic decoupling capacitors must be placed within 3 mm of each supply pin to maintain transient immunity during board handling and system operation.

Can TS972IDT replace TS972IPT in TSSOP8 footprint designs?

No - TS972IDT uses SO8 (5.0 mm × 6.2 mm, 1.27 mm pitch), while TS972IPT uses TSSOP8 (3.0 mm × 6.4 mm, 0.65 mm pitch). The packages are mechanically incompatible; pad layout, solder stencil, and reflow profile differ significantly. Direct replacement requires PCB redesign or adapter board.

TS972IDT Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 8-SOIC (0.154", 3.90mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Amplifier Type:: General Purpose

Number of Circuits:: 2

Output Type:: Rail-to-Rail

Slew Rate:: 4V/µs

Gain Bandwidth Product:: 12 MHz

-3db Bandwidth:: -

Current - Input Bias:: 200 nA

Voltage - Input Offset:: 1 mV

Current - Supply:: 2mA (x2 Channels)

Current - Output / Channel:: 100 mA

Voltage - Supply Span (Min):: 2.7 V

Voltage - Supply Span (Max):: 10 V

Operating Temperature:: -40°C ~ 125°C

Grade:: Automotive

Qualification:: AEC-Q100

Mounting Type:: Surface Mount

Supplier Device Package:: 8-SOIC

TS972IDT FAQ

1.How can I place an order for TS972IDT through Aetrix?

Please submit a Request for Quotation (RFQ) for TS972IDT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for TS972IDT reliable?

The price and inventory of TS972IDT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TS972IDT is usually 5 days.

3.What payment methods are accepted for TS972IDT?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TS972IDT transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for TS972IDT?

TS972IDT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your TS972IDT order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for TS972IDT?

For technical support, including TS972IDT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TS972IDT requirements.

6.How does Aetrix verify that TS972IDT is sourced from the original manufacturer or authorized distributors?

All TS972IDT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TS972IDT meets industry standards.

7.What is the process for return or replacement of TS972IDT?

All TS972IDT units undergo pre-shipment inspection (PSI). If there is an issue with TS972IDT, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The TS972IDT part is unused and in its original packaging.

Return procedure for TS972IDT:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…