STMicroelectronics TS972IN
- Part No.:
- TS972IN
- Manufacturer:
- STMicroelectronics
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
TS972IN.pdf
- Description:
- IC OPAMP GP 2 CIRCUIT 8MINI DIP
- Quantity:
- Payment:

- Shipping:

Inventory:4,371
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TS972IN from STMicroelectronics is a dual rail-to-rail output operational amplifier optimized for low-noise audio pre-amplification and portable battery-powered systems. It delivers 4 nV/√Hz input voltage noise, 0.003% THD at 1 kHz, 12 MHz gain-bandwidth product, ±2.4 V output swing at ±2.5 V supply, and operates from 2.7 V to 10 V single or split supplies - deployed in professional audio circuits and handheld communications equipment.
For engineers reviewing the TS972IN datasheet, TS972IN pinout, TS972IN application, or TS972IN equivalent, key selection criteria include its rail-to-rail output drive capability under low-voltage operation, ultra-low distortion for signal fidelity, thermal resistance (85 °C/W junction-to-ambient in DIP8), ESD robustness (2 kV HBM), and compatibility with space-constrained analog front-ends requiring dual-channel precision gain stages.
Technical Context
The TS972IN implements a bipolar input stage with rail-to-rail complementary output transistors, enabling full-swing signal delivery into high-impedance loads without clipping near supply rails. Its 12 MHz GBP and 4 V/µs slew rate support stable unity-gain buffering and moderate-frequency closed-loop configurations up to ~1 MHz with >60° phase margin.
Designed for low-voltage operation down to ±1.35 V (2.7 V total), it maintains specified CMRR (60–85 dB) and PSRR (60–70 dB) across –40°C to +125°C, with input offset voltage drift of only 5 µV/°C and latch-up immunity per Class A standards - critical for sensor interface and portable instrumentation where supply headroom and thermal stability are constrained.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Noise | 4 nV/√Hz at 100 kHz - enables high-fidelity audio pre-amplification without audible hiss in line-level and microphone gain stages. |
| THD + N | 0.003% at 1 kHz, AV = –1, RL = 10 kΩ - preserves harmonic integrity in professional audio signal chains. |
| Gain Bandwidth Product | 12 MHz - supports stable unity-gain buffers and closed-loop gains up to ~10× at 100 kHz with adequate phase margin. |
| Slew Rate | 4 V/µs - ensures faithful reproduction of fast transient signals (e.g., drum transients) without slew-induced distortion. |
| Rail-to-Rail Output Swing | ±2.4 V @ ±2.5 V supply - maximizes dynamic range in low-voltage systems by delivering >96% of full supply swing. |
| Supply Voltage Range | 2.7 V to 10 V (single or dual) - accommodates Li-ion (3.0–4.2 V), AA/AAA (3.0 V), and industrial 5 V/9 V rails without level-shifting. |
| Input Offset Voltage | 1–7 mV over temperature - suitable for DC-coupled sensor amplification where offset error must remain sub-10 mV. |
Pinout & Package
TS972IN is housed in an 8-pin Dual In-line Package (DIP8) with through-hole mounting, 2.54 mm pin pitch, and 9.02–10.16 mm body length. Thermal resistance is 85 °C/W (junction-to-ambient) and 41 °C/W (junction-to-case), supporting moderate-power analog stages without forced cooling.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Output 1 | Amplified output of first op-amp channel; capable of sourcing 1.5 mA and sinking 100 mA into resistive loads. |
| 2 | Inverting Input 1 | Inverting terminal of Channel 1; differential input voltage limited to ±1 V relative to non-inverting input. |
| 3 | Non-Inverting Input 1 | Non-inverting terminal of Channel 1; common-mode input range extends from VDD +1.15 V to VCC –1.15 V. |
| 4 | VDD / Ground (Dual Supply) | Negative supply pin for split-rail operation; connects to system ground in single-supply configurations with appropriate biasing. |
| 5 | VCC / Positive Supply | Positive supply pin; accepts 2.7–10 V DC; internal ESD protection rated to 2 kV HBM on all pins. |
| 6 | Non-Inverting Input 2 | Non-inverting terminal of Channel 2; electrically isolated from Channel 1; shares same supply and thermal domain. |
| 7 | Inverting Input 2 | Inverting terminal of Channel 2; supports identical AC/DC performance specs as Channel 1. |
| 8 | Output 2 | Amplified output of second op-amp channel; independently configurable; no crosstalk above –80 dB at 1 kHz. |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail output swing | Delivers ±2.4 V output at ±2.5 V supply - preserves >95% of available dynamic range in low-voltage audio and sensor interfaces. |
| Ultra-low distortion | 0.003% THD at 1 kHz - meets professional audio requirements for microphone preamps and line drivers without post-processing correction. |
| Very low input voltage noise | 4 nV/√Hz - minimizes added noise floor in high-gain stages (e.g., electret mic biasing with 100× gain), critical for SNR-sensitive designs. |
| High slew rate & bandwidth | 4 V/µs slew rate with 12 MHz GBP - enables accurate reproduction of wideband signals up to ~100 kHz in unity-gain follower applications. |
| Latch-up immunity (Class A) | Guaranteed immunity to destructive latch-up under overvoltage or ESD stress - enhances reliability in unregulated or hot-plug environments. |
Applications
| Portable Audio Pre-Amplification | Handheld Communications Interface |
|---|---|
|
Use Scenario: Amplifying low-level signals from electret microphones or line inputs in CD players and PDAs. IC Role / Device Role / Timing Role: Dual-channel DC-coupled pre-amplifier providing adjustable gain and rail-to-rail output drive into ADC input buffers. Use Value: 4 nV/√Hz noise and 0.003% THD ensure clean digitization without audible artifacts; ±2.4 V swing maximizes ADC utilization at 3.3 V supply. |
Use Scenario: Signal conditioning and filtering in cellular handset audio paths and pager receive chains. IC Role / Device Role / Timing Role: Dual op-amp implementing active bandpass filtering and level shifting between RF baseband ICs and audio codecs. Use Value: 12 MHz GBP supports filter cutoffs up to 200 kHz; low supply current (2.8 mA per amp) extends battery life in always-on voice detection circuits. |
| Industrial Sensor Signal Conditioning | Professional Audio Line Driver |
|
Use Scenario: Amplifying millivolt-level outputs from thermocouples, strain gauges, and RTDs in portable test equipment. IC Role / Device Role / Timing Role: Precision dual instrumentation amplifier front-end with programmable gain and rail-to-rail output for 12-bit+ data acquisition. Use Value: 5 µV/°C offset drift and 85 dB CMRR suppress thermal and common-mode interference; DIP8 allows manual prototyping and calibration access. |
Use Scenario: Driving balanced/unbalanced line outputs in studio mixers, headphone amps, and digital audio workstations. IC Role / Device Role / Timing Role: Dual-output line driver delivering low-impedance, low-distortion signals to 600 Ω or 10 kΩ loads with minimal external components. Use Value: 100 mA sink capability and ±2.4 V swing enable direct drive of transformerless line outputs; 4 V/µs slew rate prevents transient intermodulation distortion. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual low-noise rail-to-rail output op-amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TL072CP | Higher input voltage noise (18 nV/√Hz), JFET input, no rail-to-rail output (±12 V min supply required). | Requires ≥±12 V supplies; unsuitable for battery-powered rail-to-rail designs below ±5 V. | Select TL072CP only when higher input impedance (>1 TΩ) is mandatory and noise <10 nV/√Hz is not required. |
| OPA2340UA | Rail-to-rail input/output, lower noise (7 nV/√Hz), but lower GBP (5.5 MHz) and slew rate (6 V/µs). | Better input stage flexibility but reduced bandwidth limits use in >100 kHz filter or buffer roles. | Choose OPA2340UA when full rail-to-rail input common-mode range is needed alongside moderate bandwidth and lower quiescent current (750 µA/amp). |
Compared with TL072CP and OPA2340UA, TS972IN uniquely balances ultra-low noise (4 nV/√Hz), rail-to-rail output, 12 MHz bandwidth, and DIP8 through-hole compatibility - making it optimal for legacy-compatible, high-fidelity analog stages where supply headroom is tight and distortion must be minimized.
Availability
TS972IN is available at Aetrix Electronics and suitable for portable audio pre-amplification, handheld communications interface, and industrial sensor signal conditioning requiring stable component supply and long-term DIP8 availability.
Supply support for TS972IN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, power, MCU, and sensor solutions for industrial, automotive, and consumer markets.
The TS97x family was developed specifically for low-voltage, low-noise analog signal conditioning in portable and battery-operated equipment - emphasizing rail-to-rail output drive, audio-grade distortion performance, and robust ESD/latch-up immunity.
FAQ
Can TS972IN operate from a single 3.3 V supply?
Yes. TS972IN supports single-supply operation from 2.7 V to 10 V. With a 3.3 V rail, its common-mode input range is 1.15 V to 2.15 V, and output swings within 100 mV of each rail - enabling DC-coupled configurations when input biasing is applied. No level-shifting circuitry is required for basic gain stages.
What is the maximum capacitive load TS972IN can drive stably?
TS972IN remains stable driving up to 100 pF with 2 kΩ load, as verified in the datasheet's phase margin plots (Figure 9). For larger capacitive loads (e.g., >200 pF), a series resistor (≥100 Ω) should be placed between output and load to maintain >60° phase margin and prevent peaking or oscillation.
Does TS972IN have internal ESD protection on all pins?
Yes. TS972IN features integrated ESD protection rated to 2 kV per Human Body Model (HBM) on all pins, including inputs and outputs. This is confirmed in Table 1 (Absolute Maximum Ratings) and applies across the full operating temperature range (–40°C to +125°C).
Is the DIP8 package of TS972IN lead-free and RoHS-compliant?
Yes. TS972IN is supplied in an ECOPACK®-compliant DIP8 package with lead-free second-level interconnect, meeting JEDEC Standard JESD97 and RoHS Directive 2011/65/EU. The inner box label indicates ECOPACK category and soldering profile compliance.
TS972IN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Amplifier Type:
- General Purpose
- Number of Circuits:
- 2
- Output Type:
- Rail-to-Rail
- Slew Rate:
- 4V/µs
- Gain Bandwidth Product:
- 12 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 200 nA
- Voltage - Input Offset:
- 1 mV
- Current - Supply:
- 2mA (x2 Channels)
- Current - Output / Channel:
- 100 mA
- Voltage - Supply Span (Min):
- 2.7 V
- Voltage - Supply Span (Max):
- 10 V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-Mini DIP
TS972IN FAQ
1.How can I place an order for TS972IN through Aetrix?
Please submit a Request for Quotation (RFQ) for TS972IN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TS972IN reliable?
The price and inventory of TS972IN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TS972IN is usually 5 days.
3.What payment methods are accepted for TS972IN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TS972IN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TS972IN?
TS972IN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TS972IN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TS972IN?
For technical support, including TS972IN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TS972IN requirements.
6.How does Aetrix verify that TS972IN is sourced from the original manufacturer or authorized distributors?
All TS972IN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TS972IN meets industry standards.
7.What is the process for return or replacement of TS972IN?
All TS972IN units undergo pre-shipment inspection (PSI). If there is an issue with TS972IN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TS972IN part is unused and in its original packaging.
Return procedure for TS972IN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TS972IN Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
