Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Linear > Instrumentation, Op Amps, Buffer Amps

STMicroelectronics TS972IPT

Name: TS972IPT
Brand: STMicroelectronics
SKU: TS972IPT
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: TS972IPT

Manufacturer:: STMicroelectronics

Category:: Instrumentation, Op Amps, Buffer Amps

Package:: 8-TSSOP (0.173", 4.40mm Width)

Datasheet:: TS972IPT.pdf

Description:: IC OPAMP GP 2 CIRCUIT 8TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:30,265

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

TS972IPT from STMicroelectronics is a dual rail-to-rail output operational amplifier optimized for low-noise audio pre-amplification in battery-powered systems, featuring 4 nV/√Hz input voltage noise, 12 MHz gain bandwidth product, and ±2.4 V output swing at ±2.5 V supply. It operates from 2.7 V to 10 V single-supply or ±1.35 V to ±5 V dual-supply, with 0.003 % THD at 1 kHz and 4 V/µs slew rate.

For engineers reviewing the TS972IPT datasheet, TS972IPT pinout, TS972IPT application, or TS972IPT equivalent, this device is selected for portable audio signal conditioning where low distortion, wide dynamic range, and rail-to-rail output drive into 10 kΩ loads are required - especially in space-constrained TSSOP8 layouts.

Technical Context

The TS972IPT implements a bipolar input stage with rail-to-rail output complementary push-pull stage, enabling full-swing signal delivery without clipping near supply rails. Its 12 MHz GBP and 4 V/µs slew rate support stable unity-gain operation with >60° phase margin across 2.7–10 V supplies and capacitive loads up to 130 pF.

Input common-mode range extends from V_DD + 1.15 V to V_CC – 1.15 V, supporting mid-supply biasing in single-ended configurations. Noise performance is dominated by 4 nV/√Hz voltage noise (100 kHz) and 250 fA/√Hz current noise (1 kHz), making it suitable for high-impedance sensor interfaces and microphone preamps.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	2.7 V to 10 V single-supply or ±1.35 V to ±5 V dual-supply - enables direct integration into 3.3 V or 5 V portable systems without level-shifting.
Gain Bandwidth Product	12 MHz typical - supports stable audio-band amplification up to 20 kHz with ≥10× closed-loop gain.
Slew Rate	4 V/µs typical - delivers undistorted 1 V_PP signals at 640 kHz, sufficient for CD-quality audio transient response.
Input Voltage Noise	4 nV/√Hz at 100 kHz - ensures <0.5 µV RMS integrated noise over 20 Hz–20 kHz band in 10 kΩ source impedance.
Total Harmonic Distortion	0.003 % at 1 kHz, R_L = 10 kΩ - meets professional audio line-level preamp requirements with minimal spectral contamination.
Output Voltage Swing	±2.4 V at ±2.5 V supply - achieves 96 % of full rail-to-rail range, maximizing dynamic headroom in low-voltage designs.
Input Offset Voltage	5 mV max - allows DC-coupled gain stages without significant output offset in non-inverting configurations.

Pinout & Package

TSSOP8 package: 3 mm × 4.4 mm body, 0.65 mm pitch, exposed pad optional for thermal enhancement (not electrically connected by default).

Pin/Terminal	Circuit Role	Design Meaning
1	Inverting Input (Amp 1)	Differential input node for first op-amp channel; high-impedance, matched to Pin 2 for CMRR optimization.
2	Non-inverting Input (Amp 1)	Reference input for Amp 1; common-mode range extends 1.15 V beyond each rail for flexible biasing.
3	Output (Amp 1)	Rail-to-rail output capable of sourcing 1.5 mA and sinking 100 mA - drives 10 kΩ loads to within 100 mV of rails.
4	V_DD (Negative Supply)	Ground or negative rail connection; must be decoupled locally with 100 nF ceramic capacitor.
5	V_CC (Positive Supply)	Positive supply input; thermal pad (Pin 8) may be tied to V_CC or ground for improved θ_JA.
6	Non-inverting Input (Amp 2)	Second amplifier input; identical electrical specs to Pin 2, enabling stereo or dual-path signal processing.
7	Inverting Input (Amp 2)	Matched to Pin 6; internal layout symmetry preserves inter-channel crosstalk < –90 dB at 1 kHz.
8	Thermal Pad / Exposed Pad	Non-functional terminal unless soldered to PCB copper pour; reduces θ_JA from 120 °C/W to ~75 °C/W when connected to ground plane.

Key Features

Feature	Design Value
Rail-to-rail output swing	Delivers ±2.4 V into 2 kΩ load at ±2.5 V supply - eliminates need for level-shifting in 3.3 V microcontroller ADC interfaces.
Ultra-low THD	0.003 % at 1 kHz enables clean analog signal chain design for studio-grade portable recorders without post-filtering.
Low-noise architecture	4 nV/√Hz input voltage noise dominates over 250 fA/√Hz current noise - optimal for 1–100 kΩ source impedances in electret mic preamps.
High slew rate	4 V/µs supports fast-settling active filters and anti-aliasing stages with <1 µs 0.1 % settling time for 1 V step inputs.
ESD robustness	2 kV HBM rating allows safe handling during manual PCB assembly and field service without additional protection circuitry.

Applications

Portable Audio Preamp

Instrumentation Signal Conditioning

Use Scenario: Electret microphone biasing and gain staging in Bluetooth headphones with 3.3 V supply.

IC Role / Device Role / Timing Role: Dual-channel op-amp providing 40 dB gain, AC-coupled input, and rail-to-rail output to 3.3 V SAR ADC.

Use Value: 4 nV/√Hz noise ensures >95 dB SNR with 10 kΩ mic impedance; 0.003 % THD prevents harmonic masking in perceptual audio coding.

Use Scenario: Low-drift front-end amplification for thermocouple or strain gauge bridges in handheld multimeters.

IC Role / Device Role / Timing Role: Precision instrumentation amplifier input stage with 5 mV max V_IO and 5 µV/°C drift, referenced to mid-supply.

Use Value: Rail-to-rail output swings fully across 0–3.3 V ADC input range, maximizing resolution without external level shifters.

Professional Line-Level Driver

Battery-Powered Sensor Interface

Use Scenario: Output driver for DAC-based digital audio players requiring unbalanced line-out to consumer receivers.

IC Role / Device Role / Timing Role: Dual op-amp configured as unity-gain buffer and differential-to-single-ended converter.

Use Value: 12 MHz GBP and 4 V/µs slew rate preserve transient fidelity up to 200 kHz, meeting IEC 60268-3 transient response standards.

Use Scenario: Signal amplification for piezoelectric vibration sensors in predictive maintenance IoT nodes powered by Li-ion cells.

IC Role / Device Role / Timing Role: High-Z input stage with 200–1000 nA input bias current, operating down to 2.7 V supply during battery discharge.

Use Value: 2.7–10 V operating range maintains consistent gain and noise performance across 3.0–4.2 V battery voltage swing.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual low-noise rail-to-rail output op-amp applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TLV2772IDR	Lower GBP (10 MHz), higher input bias current (1 pA), same 4 nV/√Hz noise, SOIC-8 only.	Less suitable for >100 kHz small-signal filtering; better for ultra-low-power sleep-mode wake-up amplifiers.	Select TLV2772IDR only if supply current <1.6 mA is critical and bandwidth ≤10 MHz suffices.
OPA2377AIDR	Higher input offset voltage (1.5 mV typ), lower THD (0.0005 %), 3.5 V/µs slew rate, DIP/SOIC/TSSOP packages.	Superior distortion performance for high-fidelity DAC output buffering; less ideal for wide-bandwidth sensor signal chains.	Choose OPA2377AIDR when THD <0.001 % is mandatory and 3.5 V/µs slew rate meets system transient requirements.

Compared with TLV2772IDR and OPA2377AIDR, the TS972IPT offers the best balance of bandwidth (12 MHz), slew rate (4 V/µs), and rail-to-rail output drive in TSSOP8 - making it optimal for space-constrained portable audio and mixed-signal sensor nodes where both speed and noise matter.

Availability

TS972IPT is available at Aetrix Electronics and suitable for portable audio preamplification, battery-powered instrumentation, and professional line-level driver circuits requiring stable component supply across industrial temperature ranges (–40 °C to +125 °C).

Supply support for TS972IPT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, MCU, power, and sensing solutions for automotive, industrial, and consumer markets.

The TS97x family was engineered specifically for low-voltage, low-noise analog signal conditioning in portable and battery-operated equipment - emphasizing rail-to-rail output, audio-grade distortion, and robust ESD immunity in compact surface-mount packages.

FAQ

What is the maximum capacitive load the TS972IPT can drive while maintaining stability?

The TS972IPT maintains ≥60° phase margin with up to 130 pF capacitive load at V_CC = 5 V and R_L = 2 kΩ, per Figure 12 in the datasheet. For loads >100 pF, a 10 Ω series resistor at the output is recommended to isolate capacitance and preserve transient response without oscillation.

Does the exposed thermal pad on the TSSOP8 package require electrical connection?

No - the exposed pad (Pin 8) is not electrically connected to any internal node. It may be left floating or soldered to a PCB ground or power plane solely for thermal improvement. ST's datasheet confirms it has no functional electrical role and does not affect DC or AC performance when unconnected.

Can the TS972IPT operate from a single 3.3 V supply with AC-coupled inputs?

Yes - with V_CC = 3.3 V and V_DD = 0 V, the input common-mode range is +1.15 V to +2.15 V, allowing mid-supply biasing at 1.65 V. AC-coupled inputs referenced to that bias point enable full rail-to-rail output swing from 0 V to 3.3 V, verified in Figure 5 and Table 2 of the datasheet.

How does the TS972IPT's 2 kV HBM ESD rating impact board-level protection design?

The 2 kV HBM rating means the device withstands typical handling ESD events without damage, eliminating the need for external TVS diodes on signal paths in most portable designs. However, system-level IEC 61000-4-2 compliance still requires board-level protection on connectors - the IC's rating applies only to device pins during assembly and rework, not end-user interface ports.

TS972IPT Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 8-TSSOP (0.173", 4.40mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Amplifier Type:: General Purpose

Number of Circuits:: 2

Output Type:: Rail-to-Rail

Slew Rate:: 4V/µs

Gain Bandwidth Product:: 12 MHz

-3db Bandwidth:: -

Current - Input Bias:: 200 nA

Voltage - Input Offset:: 1 mV

Current - Supply:: 2mA (x2 Channels)

Current - Output / Channel:: 100 mA

Voltage - Supply Span (Min):: 2.7 V

Voltage - Supply Span (Max):: 10 V

Operating Temperature:: -40°C ~ 125°C

Grade:: Automotive

Qualification:: AEC-Q100

Mounting Type:: Surface Mount

Supplier Device Package:: 8-TSSOP

TS972IPT FAQ

1.How can I place an order for TS972IPT through Aetrix?

Please submit a Request for Quotation (RFQ) for TS972IPT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for TS972IPT reliable?

The price and inventory of TS972IPT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TS972IPT is usually 5 days.

3.What payment methods are accepted for TS972IPT?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TS972IPT transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for TS972IPT?

TS972IPT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your TS972IPT order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for TS972IPT?

For technical support, including TS972IPT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TS972IPT requirements.

6.How does Aetrix verify that TS972IPT is sourced from the original manufacturer or authorized distributors?

All TS972IPT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TS972IPT meets industry standards.

7.What is the process for return or replacement of TS972IPT?

All TS972IPT units undergo pre-shipment inspection (PSI). If there is an issue with TS972IPT, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The TS972IPT part is unused and in its original packaging.

Return procedure for TS972IPT:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…