STMicroelectronics TSA1401IF
- Part No.:
- TSA1401IF
- Manufacturer:
- STMicroelectronics
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 48-LQFP
- Datasheet:
-
TSA1401IF.pdf
- Description:
- IC ADC 14BIT PIPELINED 48TQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,513
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TSA1401IF from STMicroelectronics is a 14-bit, 20 Msps pipeline analog-to-digital converter optimized for ultra-low power consumption (85 mW at 20 Msps with external references), differential analog input operation, and high dynamic performance (–90.5 dBc SFDR, 73.1 dBc SNR at 10 MHz). It operates from a single 2.5 V analog supply and supports 2.5 V/3.3 V digital I/O, targeting high-end imaging systems requiring precision, speed, and thermal efficiency.
For engineers reviewing the TSA1401IF datasheet, TSA1401IF pinout, TSA1401IF application, or TSA1401IF equivalent, this ADC delivers verified static linearity (±2 LSB INL), adjustable power-speed trade-off, tri-state digital outputs, internal/external reference selection, and industrial temperature operation (–40°C to +85°C) in a compact TQFP48 package.
Technical Context
The TSA1401IF implements a 14-stage pipeline architecture with 1.5-bit/stage resolution, digital error correction, and sample-and-hold per stage-enabling monotonicity, no missing codes, and 8.5-clock-cycle pipeline latency. Its deep submicron CMOS process enables simultaneous high linearity and low power dissipation.
Analog input is sampled on the rising clock edge; digital outputs are latched on the falling edge. Reference mode (REFMODE pin) selects between internal bandgap references (VREFP ≈ 0.84 V, full-scale 1.8 Vpp) or externally driven references (e.g., TS431) enabling 2.5 Vpp full-scale and improved SNR/SFDR performance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 14-bit - delivers 16,384 discrete output levels for high-fidelity signal digitization. |
| Sampling Rate | 20 Msps - supports Nyquist bandwidth up to 10 MHz for real-time baseband sampling. |
| Power Consumption | 85 mW at 20 Msps with external references - enables multi-channel thermal management in space-constrained imaging systems. |
| SFDR @ 10 MHz | –90.5 dBc - suppresses spurious tones below –90 dB relative to fundamental, critical for spectral purity in medical X-ray and IR imaging. |
| SNR @ 10 MHz | 73.1 dBc - provides >12-bit effective resolution under full-scale sinusoidal input with external reference. |
| Differential Nonlinearity | ±0.8 LSB - ensures monotonic transfer function and absence of code ambiguities across full operating range. |
| Integral Nonlinearity | ±2 LSB - guarantees end-point linearity within ±0.03% of full scale for calibrated measurement accuracy. |
| Input Bandwidth | 1000 MHz (–3 dB) - accommodates wideband analog signals without front-end attenuation in high-frequency CCD readout paths. |
Pinout & Package
Package: 48-lead TQFP (7 mm × 7 mm, 0.5 mm pitch), industrial temperature grade (–40°C to +85°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN / VINB | Differential analog input pair | Accepts 2.0 Vpp differential signal; common-mode voltage must be set via INCM or internal bias (~0.44 V) for optimal linearity. |
| VREFP / VREFM | Reference voltage terminals | VREFP sets top reference (0.8–1.3 V); VREFM typically grounded; defines full-scale range as 2×(VREFP–VREFM). |
| CLK | CMOS clock input | Sampling triggered on rising edge; supports 0.5–20 MHz; 50% duty cycle required for timing stability. |
| D0–D13 | CMOS digital outputs (LSB to MSB) | 2.5 V/3.3 V compatible; tri-statable via OEB; DFSB selects binary (VIH) or two's complement (VIL) output format. |
| OEB | Output enable control | Drives D0–D13 into high-impedance state within 1 ns of VIH assertion-enables bus sharing in multi-ADC systems. |
| REFMODE | Reference selection control | VIL activates internal references (VREFP ≈ 0.84 V); VIH disables internal refs and enables external reference configuration. |
| OR | Over-range indicator | Asserts logic high when input exceeds full-scale range-provides real-time saturation detection without software overhead. |
| IPOL | Analog bias current adjustment | Allows fine-tuning of input stage polarization current to optimize power vs. speed trade-off across sampling frequencies. |
Key Features
| Feature | Design Value |
|---|---|
| OPTIMWATT™ power optimization | Dynamic power scaling with sampling frequency-reduces ICCA from 40 mA (20 Msps) to ~30 mA (10 Msps) using external references. |
| Differential input architecture | Rejects common-mode noise and improves SNR by ≥3 dB versus single-ended drive-essential for low-noise IR/X-ray sensor interfaces. |
| Configurable reference mode | Single-pin REFMODE toggles between self-contained operation (no external refs needed) and enhanced performance with external precision references (e.g., TS431). |
| Tri-state digital outputs | OEB-controlled high-impedance mode eliminates bus contention in daisy-chained or shared-data-bus multi-ADC architectures. |
| On-chip digital error correction | Compensates for capacitor mismatch and amplifier gain errors in pipeline stages-guarantees monotonicity and <±2 LSB INL. |
| Industrial temperature range | Validated operation from –40°C to +85°C-supports deployment in medical imaging equipment and industrial scanners without derating. |
Applications
| High-End Infrared Imaging | X-Ray Medical Imaging |
|---|---|
|
Use Scenario: Digitizing analog outputs from cooled HgCdTe or microbolometer focal plane arrays in thermal cameras. IC Role / Device Role / Timing Role: High-speed, low-noise ADC capturing frame-synchronized pixel data at up to 20 Msps with minimal thermal drift. Use Value: 73.1 dBc SNR and –90.5 dBc SFDR preserve weak thermal signatures amid high-frequency switching noise in portable IR systems. |
Use Scenario: Converting charge-integrated signals from flat-panel X-ray detectors in digital radiography systems. IC Role / Device Role / Timing Role: Precision digitizer for low-light, high-dynamic-range detector readout with deterministic 8.5-cycle pipeline latency. Use Value: ±2 LSB INL ensures accurate grayscale mapping across 16k gray levels; 85 mW power enables dense multi-channel detector modules. |
| High-End CCD Cameras | Test Instrumentation |
|
Use Scenario: Reading out scientific-grade interline or full-frame CCDs in astronomy or metrology cameras. IC Role / Device Role / Timing Role: Low-jitter, low-distortion ADC synchronized to CCD vertical/horizontal clocks for pixel-perfect capture. Use Value: Differential input and 1000 MHz analog bandwidth support fast settling of CCD output buffers without peaking or ringing artifacts. |
Use Scenario: Embedded digitizer in automated test equipment (ATE) for RF component characterization and waveform analysis. IC Role / Device Role / Timing Role: Core acquisition engine delivering calibrated 14-bit samples at 20 Msps with traceable ENOB >11.7 bits. Use Value: Internal/external reference flexibility allows calibration traceability to NIST standards; OR pin enables real-time overrange flagging during sweep tests. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed, low-power 14-bit ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9240ASTZ (Analog Devices) | 14-bit, 10 Msps; 105 mW; requires dual supply (±5 V analog, +5 V digital); no built-in reference; SNR = 72 dBc @ 10 MHz. | Lower sampling rate limits use in real-time multi-channel imaging; lacks OPTIMWATT power scaling and tri-state outputs. | Select when legacy ±5 V system compatibility is mandatory and 10 Msps suffices; avoid for battery-powered or thermally constrained designs. |
| MAX1186ETM+ (Maxim Integrated) | 14-bit, 20 Msps; 120 mW; 3.3 V only; internal reference fixed at 2.048 V; SNR = 71.5 dBc @ 10 MHz; no REFMODE pin. | Fixed reference prevents full-scale optimization; higher power increases thermal load in dense PCB layouts. | Choose for simplified design where 2.048 V reference is acceptable and board-level thermal margin exceeds 35 mW per channel. |
Compared with AD9240ASTZ and MAX1186ETM+, the TSA1401IF uniquely combines 20 Msps speed, 85 mW ultra-low power, configurable reference architecture, and tri-state outputs-making it the only option supporting scalable power, differential input optimization, and industrial temperature operation in a single 48-TQFP package.
Availability
TSA1401IF is available at Aetrix Electronics and suitable for high-end infrared imaging, X-ray medical imaging, and test instrumentation requiring stable component supply, long-term lifecycle continuity, and industrial-grade reliability.
Supply support for TSA1401IF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, mixed-signal, power, and microcontroller solutions for industrial, automotive, and consumer markets.
The TSA1401IF belongs to ST's high-performance data conversion product line, engineered specifically for low-power, high-linearity digitization in demanding imaging and instrumentation applications where thermal density and signal fidelity are critical.
FAQ
What is the minimum and maximum sampling frequency supported by the TSA1401IF?
The TSA1401IF supports sampling frequencies from 0.5 Msps to 20 Msps. At lower rates, power consumption scales proportionally-e.g., ICCA drops from 40 mA (20 Msps) to ~20 mA (5 Msps) with external references. The clock input accepts standard CMOS levels with 50% duty cycle tolerance and 25 ns minimum pulse width.
Can the TSA1401IF operate with only internal references, and what are the resulting performance metrics?
Yes-when REFMODE = VIL, internal references activate: VREFP ≈ 0.84 V and VREFM = 0 V, yielding a 1.68 Vpp full-scale range. Under these conditions at 20 Msps and Fin = 10 MHz, typical performance is SFDR = –91 dBc, SNR = 73.1 dBc, and ENOB = 12.0 bits. Power rises to 110 mW due to internal reference circuitry activation.
How does the IPOL pin affect power consumption and linearity?
The IPOL pin adjusts input-stage polarization current to tune power versus speed. Increasing IPOL current improves small-signal linearity (reducing DNL) but raises analog supply current by up to 10%. At 20 Msps, optimal IPOL setting balances 85 mW total power with ±0.8 LSB DNL-verified across –40°C to +85°C using the EVAL1401/AB evaluation board.
Is the TSA1401IF pin-compatible with any newer ST ADCs for drop-in replacement?
No-TSA1401IF is an obsolete part (as noted in its December 2003 datasheet) and has no direct pin-compatible successor from ST. Modern alternatives like the AD9240 series or TI ADS58B19 require PCB redesign due to differing pinouts, supply schemes, and interface protocols. Migration requires full signal integrity and thermal revalidation.
TSA1401IF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 48-LQFP
- Packaging:
- Tray
- Product Status:
- Obsolete
- Number of Bits:
- 14
- Sampling Rate (Per Second):
- 20M
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- Pipelined
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 2.25V ~ 2.7V
- Voltage - Supply, Digital:
- 2.25V ~ 2.7V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 48-TQFP (7x7)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
TSA1401IF FAQ
1.How can I place an order for TSA1401IF through Aetrix?
Please submit a Request for Quotation (RFQ) for TSA1401IF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TSA1401IF reliable?
The price and inventory of TSA1401IF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TSA1401IF is usually 5 days.
3.What payment methods are accepted for TSA1401IF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TSA1401IF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TSA1401IF?
TSA1401IF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TSA1401IF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TSA1401IF?
For technical support, including TSA1401IF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TSA1401IF requirements.
6.How does Aetrix verify that TSA1401IF is sourced from the original manufacturer or authorized distributors?
All TSA1401IF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TSA1401IF meets industry standards.
7.What is the process for return or replacement of TSA1401IF?
All TSA1401IF units undergo pre-shipment inspection (PSI). If there is an issue with TSA1401IF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TSA1401IF part is unused and in its original packaging.
Return procedure for TSA1401IF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TSA1401IF Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

