Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Generators, PLLs, Frequency Synthesizers

NXP Semiconductors TSA5060ATS/C1,118

Name: TSA5060ATS/C1,118
Brand: NXP Semiconductors
SKU: TSA5060ATS/C1,118
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: TSA5060ATS/C1,118

Manufacturer:: NXP Semiconductors

Category:: Clock Generators, PLLs, Frequency Synthesizers

Package:: 16-LSSOP (0.173", 4.40mm Width)

Datasheet:: TSA5060ATS/C1,118.pdf

Description:: IC PLL FREQ SYNTH 16SSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,595

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

TSA5060ATS/C1,118 from NXP Semiconductors (formerly Philips) is a 1.3 GHz I²C-bus controlled PLL frequency synthesizer optimized for low phase noise in terrestrial and cable TV tuning systems. It integrates a 17-bit main divider, selectable divide-by-two prescaler, four charge pump current options (100–1540 µA), and a 5-level ADC. It operates with RF input up to 1300 MHz and supports UK-DTT offset compliance via reference divider ratio 24.

For engineers reviewing the TSA5060ATS/C1,118 datasheet, TSA5060ATS/C1,118 pinout, TSA5060ATS/C1,118 application, or TSA5060ATS/C1,118 equivalent, key selection criteria include comparison frequency programmability (12.5 kHz–2 MHz), XT/COMP output flexibility (crystal or comparison frequency), I²C fast-mode compatibility (400 kHz), and external NPN drive capability for VCO tuning voltage control.

Technical Context

The TSA5060ATS/C1,118 implements a high-speed PLL architecture with an integrated RF preamplifier driving a 17-bit programmable divider directly-or via an optional divide-by-two prescaler-to achieve step sizes equal to or double the comparison frequency. Its phase detector and charge pump operate at up to 2 MHz comparison frequency, enabling fine resolution and low phase noise performance across the 64–1300 MHz RF band.

Control is fully I²C-based (7-bit address + R/W bit), supporting four device addresses via pin AS voltage selection. The IC includes three general-purpose I/O ports (P0–P2 configurable as inputs/outputs), one dedicated output (P3), and a 3-bit ADC (5-level quantization) referenced to VCC, with status readback including lock detection (FL flag) and power-on reset (POR flag).

Key Specifications

Parameter	Value and Actual Design Meaning
RF Input Frequency	64–1300 MHz: covers full terrestrial/cable TV spectrum without external prescaling
Comparison Frequency Range	12.5 kHz–2 MHz: selectable via 4-bit reference divider (16 ratios), including 166.67 kHz for UK-DTT offset
Charge Pump Current	100/280/600/1230 µA: four programmable levels to optimize loop filter design and lock time
I²C Bus Mode	Standard and fast mode (≤400 kHz): compatible with both 3.3 V and 5 V microcontrollers
XT/COMP Output	Selectable f_xtal or f_comp: enables clock sharing between multiple synthesizers or digital demodulators
ADC Resolution	5-level (3-bit output): provides coarse AFC feedback via I²C without external converter
Supply Voltage	4.5–5.5 V: standard 5 V system compatibility with ±10% tolerance

Pinout & Package

Package: SSOP16 - plastic shrink small outline package, 16 leads, body width 4.4 mm (SOT369-1).

Pin/Terminal	Circuit Role	Design Meaning
CP (1)	Charge pump output	Drives loop filter capacitor; requires external NPN transistor (base connected to DRIVE) for VCO tuning voltage generation
XTAL (2)	Crystal oscillator input	Accepts 4–16 MHz crystal or 2–20 MHz external reference; on-chip oscillator supports series-resonant crystals
XT/COMP (3)	Crystal or comparison frequency output	Software-selectable output: f_xtal or f_comp; disabled when XCE = XCS = 0
AS (4)	I²C address selection input	Voltage-programmable address bits (MA1/MA0) enable up to four TSA5060A devices on same I²C bus
SDA (5)	I²C serial data I/O	Open-drain bidirectional line; supports 3.3 V/5 V mixed-voltage I²C systems
SCL (6)	I²C serial clock input	Fast-mode capable (≤400 kHz); level-tolerant to 5.5 V
P3 (7)	General purpose output port	Dedicated open-collector output; not configurable as input
P2 (8)	General purpose I/O port	Configurable as input or open-collector output; status readable during I²C READ
P1 (9)	General purpose I/O port	Configurable as input or open-collector output; status readable during I²C READ
P0 (10)	General purpose I/O port / test output	Configurable as input/output; outputs ½f_DIV in specific test mode (T2–T0 = 011)
ADC (11)	Analog-to-digital converter input	5-level (3-bit) conversion of analog voltage (0–VCC); used for AFC or sensor monitoring
VCC (12)	Supply voltage	4.5–5.5 V operation; POR active below ~2.75 V
RFA/RFB (13/14)	RF signal inputs	Differential RF input pair; asymmetrical drive per Fig.3; 64–1300 MHz range, −30 to +2.5 dBm sensitivity
GND (15)	Ground	Reference for all analog/digital circuits; layout critical for low-noise PLL performance
DRIVE (16)	External NPN transistor base driver	Controls external NPN (emitter grounded, collector drives VCO varicap); off-state is high-impedance in test mode

Key Features

Feature	Design Value
17-bit programmable main divider	Enables precise frequency step resolution down to comparison frequency (e.g., 166.67 kHz) across full 1.3 GHz range
Selectable divide-by-two prescaler	Extends upper RF input limit to 1.3 GHz without prescaler; doubles step size when enabled (PE = 1)
Four I²C-bus addresses	Allows co-location of up to four TSA5060A synthesizers on single I²C bus using AS pin voltage coding
Integrated 5-level ADC	Provides direct analog sensing (e.g., AFC voltage) with no external components; digitized value read via I²C status byte
XT/COMP output switching	Eliminates need for second crystal oscillator by routing f_xtal or f_comp to another synthesizer or demodulator clock input
Lock detection flag (FL)	Hardware-generated status bit (bit FL = 1) indicates stable PLL lock; readable in real time via I²C READ operation

Applications

Digital Terrestrial TV Tuning	Cable TV Set-Top Box Tuning
Use Scenario: Tuning UHF/VHF channels in DVB-T receivers with UK-DTT offset requirements. IC Role / Device Role / Timing Role: PLL frequency synthesizer generating local oscillator signal for RF downconversion; provides 166.67 kHz comparison frequency to meet UK-DTT 1/6 MHz offset spec. Use Value: Eliminates external loop filter tuning and enables single-chip solution for full-band terrestrial reception with low phase noise (<−157 dBc/Hz at 250 kHz offset).	Use Scenario: Channel selection in hybrid analog/digital cable set-top boxes operating up to 1 GHz. IC Role / Device Role / Timing Role: RF synthesizer driving broadband tuner frontend; supports both analog QAM and digital QAM demodulation paths. Use Value: 1300 MHz RF input capability and programmable charge pump current allow optimized loop bandwidth (e.g., 13 kHz) for fast channel switching and robust signal acquisition.
Multi-Synthesizer Cable Headend	Digital Demodulator Clock Sourcing
Use Scenario: Simultaneous tuning of multiple adjacent channels in cable distribution amplifiers. IC Role / Device Role / Timing Role: One TSA5060ATS/C1,118 acts as master reference source; its XT/COMP output drives secondary synthesizers. Use Value: Reduces BOM cost and board space by eliminating duplicate crystal oscillators; maintains synchronization across channels via shared f_comp.	Use Scenario: Providing clock signal to digital demodulator IC (e.g., Philips TDA8044) in integrated DVB-C receiver. IC Role / Device Role / Timing Role: Frequency synthesizer supplying stable comparison clock derived from on-chip crystal oscillator. Use Value: Enables direct connection of XT/COMP pin to demodulator clock input-no level-shifting or buffering required-reducing jitter and component count.

Digital Terrestrial TV Tuning

Cable TV Set-Top Box Tuning

Use Scenario: Tuning UHF/VHF channels in DVB-T receivers with UK-DTT offset requirements.

IC Role / Device Role / Timing Role: PLL frequency synthesizer generating local oscillator signal for RF downconversion; provides 166.67 kHz comparison frequency to meet UK-DTT 1/6 MHz offset spec.

Use Value: Eliminates external loop filter tuning and enables single-chip solution for full-band terrestrial reception with low phase noise (<−157 dBc/Hz at 250 kHz offset).

Use Scenario: Channel selection in hybrid analog/digital cable set-top boxes operating up to 1 GHz.

IC Role / Device Role / Timing Role: RF synthesizer driving broadband tuner frontend; supports both analog QAM and digital QAM demodulation paths.

Use Value: 1300 MHz RF input capability and programmable charge pump current allow optimized loop bandwidth (e.g., 13 kHz) for fast channel switching and robust signal acquisition.

Multi-Synthesizer Cable Headend

Digital Demodulator Clock Sourcing

Use Scenario: Simultaneous tuning of multiple adjacent channels in cable distribution amplifiers.

IC Role / Device Role / Timing Role: One TSA5060ATS/C1,118 acts as master reference source; its XT/COMP output drives secondary synthesizers.

Use Value: Reduces BOM cost and board space by eliminating duplicate crystal oscillators; maintains synchronization across channels via shared f_comp.

Use Scenario: Providing clock signal to digital demodulator IC (e.g., Philips TDA8044) in integrated DVB-C receiver.

IC Role / Device Role / Timing Role: Frequency synthesizer supplying stable comparison clock derived from on-chip crystal oscillator.

Use Value: Enables direct connection of XT/COMP pin to demodulator clock input-no level-shifting or buffering required-reducing jitter and component count.

Equivalent & Alternatives

The following parts are listed as comparable options for similar PLL frequency synthesizer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MAX2102ETX+	Higher integration: includes LNA, mixer, IF amplifier; 2.5 V supply; no external NPN drive required	Targeted at direct-conversion receiver architectures; lacks XT/COMP output and multi-device addressing	Choose MAX2102ETX+ for compact, low-voltage receiver frontends where full synthesizer functionality is embedded
Si2151-A10-GM	Single-chip tuner (LNA + mixer + IF + synthesizer); 1.8 V core; integrated loop filter; no XT/COMP output	Designed for DVB-T2/C2/ISDB-T mobile receivers; no support for UK-DTT offset or multi-synthesizer systems	Choose Si2151-A10-GM for portable, ultra-low-power applications requiring minimal external components

Compared with MAX2102ETX+ and Si2151-A10-GM, the TSA5060ATS/C1,118 offers unique UK-DTT-compliant reference division, flexible XT/COMP clock sharing, and multi-device I²C addressing-making it optimal for fixed-installation terrestrial/cable tuners requiring design reuse and system-level synchronization.

Availability

TSA5060ATS/C1,118 is available at Aetrix Electronics and suitable for digital terrestrial television receivers, cable set-top boxes, and hybrid broadcast tuners requiring stable component supply, long-lifecycle support, and consistent parametric performance across production batches.

Supply support for TSA5060ATS/C1,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and consumer applications.

The TSA5060A product line was developed by Philips (now NXP) specifically for high-performance, low-phase-noise frequency synthesis in broadcast tuner systems-emphasizing I²C configurability, multi-device scalability, and UK-DTT regulatory compliance.

FAQ

What is the maximum RF input frequency supported by the TSA5060ATS/C1,118?

The TSA5060ATS/C1,118 supports RF input frequencies from 64 MHz to 1300 MHz. This full-range coverage enables single-device implementation for terrestrial and cable TV tuners without external prescaling. Performance is guaranteed per the sensitivity curve in Figure 3 of the datasheet, with input power ranging from −30 dBm to +2.5 dBm depending on frequency band.

How does the TSA5060ATS/C1,118 achieve UK-DTT offset compliance?

The TSA5060ATS/C1,118 achieves UK-DTT offset compliance through its programmable 4-bit reference divider, which includes ratio 24. When paired with a 4 MHz crystal, this yields a 166.67 kHz comparison frequency-matching the UK-DTT 1/6 MHz offset requirement. This ratio is explicitly listed in Table 8 of the datasheet and is hardware-supported without firmware workarounds.

Can the TSA5060ATS/C1,118 drive multiple synthesizers from a single crystal?

Yes. The TSA5060ATS/C1,118 can drive multiple synthesizers using its XT/COMP output pin. By configuring XCE = 1 and XCS = 0, the device outputs the crystal frequency (f_xtal) to drive the XTAL pin of another TSA5060A. Figure 5 in the datasheet shows this configuration, using a 1 nF AC-coupling capacitor and 1.2 kΩ series resistor to isolate DC levels.

What external components are required for basic loop filter implementation with the TSA5060ATS/C1,118?

The TSA5060ATS/C1,118 requires an external NPN transistor (e.g., BC847), loop filter components (resistor, capacitor, optional inductor), and a VCO with varicap tuning diode. Per Figure 4, typical components include a 27 kΩ resistor, 1.8 nF capacitor, and 47 nF capacitor between CP and the NPN collector. Filter values must be recalculated based on selected charge pump current, comparison frequency, and VCO tuning slope (e.g., 18 MHz/V).

Does the TSA5060ATS/C1,118 support both 3.3 V and 5 V I²C-bus microcontrollers?

Yes. The TSA5060ATS/C1,118 I²C interface is explicitly designed for mixed-voltage systems: SCL and SDA pins tolerate up to 5.5 V and operate correctly with 3.3 V pull-ups (VIH ≥ 2.67 V) or 5 V pull-ups (VIL ≤ 1.1 V), as specified in the "SCL and SDA inputs" section of the Characteristics table. No level-shifting circuitry is required.

TSA5060ATS/C1,118 Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: -

Package/Case:: 16-LSSOP (0.173", 4.40mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Programmable:: Not Verified

Type:: PLL Frequency Synthesizer

PLL:: No

Input:: Clock, Crystal

Output:: Clock, Crystal

Number of Circuits:: 1

Ratio - Input:Output:: 3:2

Differential - Input:Output:: No/No

Frequency - Max:: 1.3GHz

Divider/Multiplier:: Yes/No

Voltage - Supply:: 4.5V ~ 5.5V

Operating Temperature:: -20°C ~ 85°C

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 16-SSOP

TSA5060ATS/C1,118 FAQ

1.How can I place an order for TSA5060ATS/C1,118 through Aetrix?

Please submit a Request for Quotation (RFQ) for TSA5060ATS/C1,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for TSA5060ATS/C1,118 reliable?

The price and inventory of TSA5060ATS/C1,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TSA5060ATS/C1,118 is usually 5 days.

3.What payment methods are accepted for TSA5060ATS/C1,118?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TSA5060ATS/C1,118 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for TSA5060ATS/C1,118?

TSA5060ATS/C1,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your TSA5060ATS/C1,118 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for TSA5060ATS/C1,118?

For technical support, including TSA5060ATS/C1,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TSA5060ATS/C1,118 requirements.

6.How does Aetrix verify that TSA5060ATS/C1,118 is sourced from the original manufacturer or authorized distributors?

All TSA5060ATS/C1,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TSA5060ATS/C1,118 meets industry standards.

7.What is the process for return or replacement of TSA5060ATS/C1,118?

All TSA5060ATS/C1,118 units undergo pre-shipment inspection (PSI). If there is an issue with TSA5060ATS/C1,118, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The TSA5060ATS/C1,118 part is unused and in its original packaging.

Return procedure for TSA5060ATS/C1,118:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…