Texas Instruments TSB43AB23PDT
- Part No.:
- TSB43AB23PDT
- Manufacturer:
- Texas Instruments
- Category:
- Controllers
- Package:
- 128-TQFP
- Datasheet:
-
TSB43AB23PDT.pdf
- Description:
- IC IEEE-1394 CONTROLLER 128-TQFP
- Quantity:
- Payment:

- Shipping:

Inventory:307
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TSB43AB23PDT from Texas Instruments is a PCI-based 1394a-2000 OHCI-compliant PHY/link-layer controller IC integrating three FireWire ports, supporting S100/S200/S400 data rates (100/200/400 Mbit/s), 33-MHz PCI bus interface, IEEE 1394a power-down modes, and hardware-accelerated DV/MPEG isochronous timestamping for digital video systems.
For engineers reviewing the TSB43AB23PDT datasheet, TSB43AB23PDT pinout, TSB43AB23PDT application, or TSB43AB23PDT equivalent, this device serves as a full-featured host-side FireWire controller for embedded PC add-in cards, digital camcorder docking stations, and industrial vision systems requiring deterministic isochronous streaming and low-latency PCI-to-1394 bridging.
Technical Context
The TSB43AB23PDT implements a dual-layer architecture: an integrated OHCI-compliant link-layer controller (LLC) with memory-mapped registers and a three-port PHY layer featuring differential transceivers for TP-A/TP-B twisted-pair signaling. It uses an internal PLL locked to a 24.576-MHz crystal to generate 49.152-MHz system clock and 393.216-MHz reference for S400 encoding.
Its PCI interface supports D0–D3 power states per PCI Power Management 1.1, burst transfers up to 132 MB/s, and non-prefetchable memory-mapped OHCI register access. The PHY provides automatic cable bias detection, port arbitration logic, and hardware timestamp insertion/stripping for IEC 61883-1 CIP packets in DV and MPEG streams.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data Rates | S100/S200/S400 (100/200/400 Mbit/s) - enables backward-compatible FireWire connectivity across legacy and high-speed peripherals. |
| PCI Interface | 33-MHz, 32-bit, 5-V tolerant - integrates directly into standard desktop/laptop motherboard PCI slots without level-shifting. |
| 1394 Ports | Three independent TP-A/TP-B differential ports with individual TPBIAS - supports daisy-chain topology and redundant node connections. |
| Power States | D0/D1/D2/D3 support per PCI PM 1.1 - enables OS-controlled sleep/wake and battery-aware operation in mobile systems. |
| Crystal Reference | 24.576 MHz external crystal - generates precise 49.152 MHz LLC clock and 393.216 MHz PHY encoding clock via internal PLL. |
| Isoc Enhancements | Hardware CIP header stripping & timestamp insertion for DV/MPEG - offloads CPU from real-time packet manipulation in video capture/playback. |
| Compliance | IEEE 1394-1995, 1394a-2000, OHCI 1.1, PCI 2.2, PC 2001 - ensures interoperability with FireWire/i.LINK devices and Windows/macOS drivers. |
Pinout & Package
Packaged in a 128-pin LQFP (PDT package), the TSB43AB23PDT features dedicated PCI address/data/control pins, three sets of TP-A/TP-B differential I/O pairs, TPBIAS outputs per port, GPIOs, and power/ground terminals optimized for EMI-sensitive FireWire signal integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AD[31:0] | PCI Address/Data Multiplexed Bus | Time-multiplexed 32-bit bidirectional interface for configuration and data transfer with host memory controller. |
| CLK | PCI Clock Input | Accepts 33-MHz system clock; synchronizes all PCI transactions and internal state machines. |
| TPA0+, TPA0− | Port 0 Twisted-Pair A Differential Output/Input | Carries encoded strobe signal; used for arbitration, connection detection, and packet timing recovery. |
| TPB0+, TPB0− | Port 0 Twisted-Pair B Differential Output/Input | Carries encoded data signal; referenced to TPBIAS0 for common-mode bias during receive. |
| TPBIAS0 | Port 0 Cable Bias Voltage Output | 1.86-V nominal bias source; indicates active port presence to remote nodes and enables hot-plug detection. |
| INTA# | PCI Interrupt Request Output | Active-low, level-sensitive interrupt asserted on OHCI event (e.g., packet complete, bus reset, error). |
| R0, R1 | Driver Current Calibration Terminals | External 6.34-kΩ ±1% resistor sets line driver output current to meet IEEE 1394 impedance and eye-diagram specs. |
Key Features
| Feature | Design Value |
|---|---|
| Triple 1394 Port PHY | Three independent TP-A/TP-B transceivers with per-port TPBIAS enable flexible daisy-chain or star topologies without external repeaters. |
| OHCI 1.1 Compliance | Memory-mapped, non-prefetchable register set aligned to OHCI Release 1.1 - ensures plug-and-play compatibility with standard FireWire drivers (e.g., Windows 1394.sys). |
| IEEE 1394a Arbitration | Hardware-implemented connection debounce and speed negotiation - eliminates software polling overhead during cable attach/detach events. |
| DV/MPEG Timestamp Engine | Automatic CIP header insertion/stripping and cycle-timer-synchronized timestamp update at OHCI offset A88h - guarantees sub-125-µs isochronous jitter for broadcast-grade video. |
| Ultralow-Power Sleep Mode | Sub-100-µA quiescent current when all ports disabled and LPS bit cleared - extends battery life in portable FireWire docking solutions. |
Applications
| Digital Video Capture System | Industrial Machine Vision Node |
|---|---|
|
Use Scenario: High-fidelity DV/HDV stream ingestion from camcorders into PCIe-based frame grabbers. IC Role / Device Role / Timing Role: OHCI-compliant 1394 host controller managing isochronous channel allocation, CIP packet parsing, and timestamp synchronization. Use Value: Hardware timestamp insertion ensures frame-accurate alignment with system clock, eliminating software-induced drift in multi-camera sync applications. |
Use Scenario: Real-time image acquisition from multiple FireWire cameras in automated inspection equipment. IC Role / Device Role / Timing Role: Three-port PHY enables simultaneous connection to camera array; OHCI engine handles concurrent isochronous contexts. Use Value: Per-port TPBIAS and arbitration logic allow hot-swap reconfiguration without bus reset, minimizing production line downtime. |
| Embedded PC Add-in Card | FireWire Audio Interface |
|
Use Scenario: Low-profile PCI card adding FireWire connectivity to legacy industrial PCs for peripheral expansion. IC Role / Device Role / Timing Role: Full-speed PCI-to-1394 bridge with D3 cold state support for OS-managed power gating. Use Value: Compliant with PC 2001 Design Guide ensures stable enumeration and resume-from-suspend behavior in unattended systems. |
Use Scenario: Professional audio interface connecting IEEE 1394 digital mixers and multitrack recorders. IC Role / Device Role / Timing Role: Isochronous transmit/receive context control with fairness arbitration for time-critical audio packet scheduling. Use Value: Multiple isochronous contexts and deep FIFO buffering prevent buffer underrun/overrun at 48 kHz/24-bit sample rates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 1394 host controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TSB43AB22PDT | Single-port 1394a PHY/link-layer controller; lacks dual-isochronous context support and DV timestamp enhancements. | Suitable for cost-sensitive single-camera or point-to-point FireWire links; not viable for multi-port or broadcast video systems. | Select TSB43AB22PDT only when triple-port capability and hardware CIP processing are unnecessary. |
| VT6306-LF | PCI-based 1394a OHCI controller with two 1394 ports; no TI-specific DV/MPEG extensions; different register map and power management implementation. | Used in consumer motherboards and USB/FireWire combo cards; requires vendor-specific driver tuning for isochronous stability. | Choose VT6306-LF for legacy BIOS compatibility where TI firmware/toolchain integration is unavailable. |
Compared with TSB43AB23PDT, TSB43AB22PDT reduces port count and feature set for lower BOM cost, while VT6306-LF offers dual-port functionality with broader motherboard driver support but lacks hardware-accelerated DV timestamping critical for professional video workflows.
Availability
TSB43AB23PDT is available at Aetrix Electronics and suitable for digital video capture systems, industrial machine vision nodes, and embedded PC add-in cards requiring stable component supply, long-term lifecycle assurance, and traceable sourcing for production programs.
Supply support for TSB43AB23PDT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity solutions, with decades of leadership in interface and real-time communication ICs.
The TSB43AB23PDT belongs to TI's 1394 FireWire controller product line, engineered specifically for high-reliability, low-jitter isochronous data transport in professional digital video, industrial automation, and embedded computing applications.
FAQ
What is the primary function of the TSB43AB23PDT in a FireWire system?
The TSB43AB23PDT serves as a PCI-based OHCI-compliant 1394a host controller, integrating both link-layer control and three-port PHY functionality. It bridges the 33-MHz PCI bus to the 1394 serial bus at S100/S200/S400 speeds, manages isochronous and asynchronous traffic, and handles physical layer signaling including cable bias, arbitration, and hot-plug detection. Its design enables direct integration into add-in cards and embedded systems requiring full FireWire host capability.
Does the TSB43AB23PDT require an external crystal, and what frequency is needed?
Yes, the TSB43AB23PDT requires a 24.576-MHz fundamental-mode crystal connected to XI/XO pins. This crystal serves as the reference for an internal PLL that generates the 49.152-MHz clock for the link-layer controller and the 393.216-MHz reference for S400 encoding. An external clock source may substitute the crystal, but the 24.576-MHz frequency is mandatory to maintain timing compliance with IEEE 1394a and OHCI specifications.
How does the TSB43AB23PDT support digital video applications like DV and MPEG streaming?
The TSB43AB23PDT includes TI-specific hardware enhancements accessible via the isochronous receive digital video enhancements register (OHCI offset A88h). These provide automatic insertion of synchronization timestamps into transmitted DV/MPEG CIP packets and stripping of CIP headers from received streams - both synchronized to the internal cycle timer. This offloads real-time packet manipulation from the host CPU and ensures sub-125-µs isochronous jitter required for broadcast-quality video transport.
What power management features does the TSB43AB23PDT support?
The TSB43AB23PDT complies with PCI Bus Power Management Interface Specification 1.1 and supports D0 (fully on), D1 (light sleep), D2 (deep sleep), and D3 (off) states. In ultralow-power sleep mode - activated when all ports are disconnected/disabled and LPS bit is cleared - it disables internal clocks and reference circuits while retaining TPBIAS monitoring capability. Wake-up occurs within 2 ms of setting LPS=1 or detecting port activity, meeting Intel Mobile Power Guideline 2000 requirements.
Can the TSB43AB23PDT be used in systems requiring more than one 1394 port?
Yes, the TSB43AB23PDT integrates three fully independent 1394 ports (TPA0/TPB0, TPA1/TPB1, TPA2/TPB2), each with dedicated TPBIAS output and arbitration logic. This enables native support for daisy-chain, star, or redundant topologies without external repeaters. Each port operates autonomously, allowing simultaneous isochronous streams (e.g., multiple cameras) or failover configurations in mission-critical industrial systems - a key differentiator versus dual-port alternatives like VT6306-LF.
TSB43AB23PDT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 128-TQFP
- Programmable:
- Not Verified
- Protocol:
- IEEE 1394
- Function:
- Physical Layer Controller
- Interface:
- PCI
- Standards:
- IEEE 1394-1995, 1394a-2000, OHCI, Firewire™, i.Link™
- Voltage - Supply:
- 3V ~ 3.6V
- Current - Supply:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 128-TQFP (14x14)
- Grade:
- -
- Qualification:
- -
TSB43AB23PDT FAQ
1.How can I place an order for TSB43AB23PDT through Aetrix?
Please submit a Request for Quotation (RFQ) for TSB43AB23PDT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TSB43AB23PDT reliable?
The price and inventory of TSB43AB23PDT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TSB43AB23PDT is usually 5 days.
3.What payment methods are accepted for TSB43AB23PDT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TSB43AB23PDT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TSB43AB23PDT?
TSB43AB23PDT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TSB43AB23PDT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TSB43AB23PDT?
For technical support, including TSB43AB23PDT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TSB43AB23PDT requirements.
6.How does Aetrix verify that TSB43AB23PDT is sourced from the original manufacturer or authorized distributors?
All TSB43AB23PDT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TSB43AB23PDT meets industry standards.
7.What is the process for return or replacement of TSB43AB23PDT?
All TSB43AB23PDT units undergo pre-shipment inspection (PSI). If there is an issue with TSB43AB23PDT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TSB43AB23PDT part is unused and in its original packaging.
Return procedure for TSB43AB23PDT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TSB43AB23PDT Tags

-
PTN5150AHXMP
NXP Semiconductors

-
USB3740B-AI9-TR
Microchip Technology

-
USB3740B-AI2-TR
Microchip Technology

-
USB3300-EZK-TR
Microchip Technology

-
USB3300-EZK
Microchip Technology

-
FUSB340TMX
onsemi

-
FUSB302BMPX
onsemi

-
DP83826IRHBR
Texas Instruments

-
MCP2518FDT-E/QBB
Microchip Technology

-
FUSB302MPX
onsemi

-
MCP2518FDT-E/SL
Microchip Technology

-
FT260Q-R
FTDI, Future Technology Devices International Ltd
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

