STMicroelectronics TSB952IYQ2T
- Part No.:
- TSB952IYQ2T
- Manufacturer:
- STMicroelectronics
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-WDFN Exposed Pad
- Datasheet:
-
TSB952IYQ2T.pdf
- Description:
- HIGH BANDWIDTH (52 MHZ), RAIL-TO
- Quantity:
- Payment:

- Shipping:

Inventory:3,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TSB952IYQ2T from STMicroelectronics is a dual high-speed rail-to-rail output operational amplifier with 52 MHz gain bandwidth product, 3.3 mA max supply current per channel at 36 V, and ±3 mV input offset voltage at 25 °C. It operates from 4.5 to 36 V over −40 to +125 °C and delivers 40 mA typical output drive-designed for precision signal conditioning in automotive powertrain sensor interfaces.
For engineers reviewing the TSB952IYQ2T datasheet, TSB952IYQ2T pinout, TSB952IYQ2T application, or TSB952IYQ2T equivalent, key selection criteria include its unity-gain stability, EMI-hardened architecture, extended temperature qualification, and DFN8 3×3 mm wettable flanks package for automated optical inspection in safety-critical PCB assemblies.
Technical Context
The TSB952IYQ2T integrates two independent high-speed amplifiers sharing a common 4.5–36 V supply, each featuring rail-to-rail output swing (within 5–25 mV of rails at 36 V), input common-mode range extending to VCC−, and no phase reversal across full AMR. Its 52 MHz GBP and 30 V/µs slew rate support fast closed-loop response in active filter and current-sense amplifier topologies.
It employs EMI-hardened input stage design with 4 kV HBM ESD rating and specified EMIRR performance from 400 MHz to 2.4 GHz. The device is unity-gain stable with ≥47° phase margin into 22 pF capacitive load and supports safe operation up to 125 °C ambient when mounted in DFN8 package with exposed thermal pad.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain Bandwidth Product | 52 MHz typ. @ 36 V - enables stable closed-loop operation up to 10 MHz in G = +1 configuration with >47° phase margin |
| Input Offset Voltage | ±3 mV max @ 25 °C - ensures ≤0.3% error in 12-bit ADC front-end with 3.3 V reference |
| Supply Current per Channel | 3.3 mA max @ 36 V - allows dual-channel operation under 7 mA total, critical for low-power 12 V automotive modules |
| Rail-to-Rail Output Swing | Within 5 mV of VCC− and 7 mV of VCC+ @ no load, 36 V - maximizes dynamic range in single-supply 3.3 V or 5 V logic interfacing |
| Output Drive Capability | 40 mA typ. @ 36 V - drives 600 Ω loads directly without external buffer in analog output stages |
| Operating Temperature Range | −40 to +125 °C - qualified per AEC-Q100 Grade 0 for engine control unit (ECU) and transmission control module (TCM) deployment |
| EMI Hardening | EMIRR measured on In+/In− pins from 400 MHz–2.4 GHz - suppresses RF rectification-induced offset shift in noisy under-hood environments |
Pinout & Package
TSB952IYQ2T is supplied in DFN8 3×3 mm wettable flanks package (pitch 0.5 mm), optimized for solder joint inspection and thermal performance (RTH-JA = 40 °C/W). The exposed thermal pad must be soldered to PCB ground plane for reliable operation at 125 °C ambient and 36 V supply.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: OUT1 | Channel 1 output | Delivers rail-to-rail voltage with 40 mA sink/source capability; requires local 100 nF decoupling to VCC− |
| 2: IN1− | Channel 1 inverting input | High-impedance node (100 pA max bias current); differential voltage limited to ±1.4 V to avoid ESD diode conduction |
| 3: IN1+ | Channel 1 non-inverting input | Common-mode range includes VCC−; internal ESD diodes clamp to rails-series resistor required if VIN exceeds supply |
| 4: VCC− | Negative supply rail | Ground reference for dual supply or system ground in single-supply configs; connects to thermal pad |
| 5: VCC+ | Positive supply rail | 4.5–36 V input; bypass with 100 nF ceramic capacitor placed <2 mm from pin |
| 6: OUT2 | Channel 2 output | Independent output with identical specs to OUT1; unused channel must be configured as unity-gain follower |
| 7: IN2− | Channel 2 inverting input | Electrically isolated from IN1−; same ESD protection and bias current specs apply |
| 8: IN2+ | Channel 2 non-inverting input | Supports ground-referenced sensing; input offset drift ≤5 µV/°C ensures <0.5 mV error over full temp range |
Key Features
| Feature | Design Value |
|---|---|
| Unity-gain stable architecture | Guarantees stability with 22 pF capacitive load and no external compensation-reduces BOM count in motor control feedback loops |
| Wettable flanks DFN8 package | Enables automated optical inspection (AOI) of solder joints on bottom-side terminations-critical for zero-defect automotive manufacturing |
| EMI-hardened input stage | Meets ISO 11452-2 radiated immunity requirements without added ferrites or shielding in 12 V battery monitoring circuits |
| Rail-to-rail output with 40 mA drive | Eliminates need for external push-pull buffer when driving analog inputs of microcontrollers with 3.3 V I/O domains |
| AEC-Q100 Grade 0 qualification | Validated for operation at 125 °C junction temperature-supports placement near power MOSFETs in DC-DC converter controllers |
Applications
| Automotive Battery Monitoring | Industrial Current-Sense Amplifier |
|---|---|
Use Scenario: Real-time measurement of 12 V lead-acid battery voltage and charge/discharge current in start-stop systems. IC Role / Device Role / Timing Role: Dual op amp configured as differential voltage monitor (CH1) and high-side current shunt amplifier (CH2) with 52 MHz bandwidth for ripple rejection. Use Value: ±3 mV offset ensures <0.1% SoH estimation error; rail-to-rail output interfaces directly to 12-bit SAR ADC in body control module (BCM). |
Use Scenario: Isolated current sensing in 48 V server PSU output stage using low-value shunt resistor. IC Role / Device Role / Timing Role: High-speed transimpedance amplifier with 30 V/µs slew rate to capture fast transient overcurrent events before protection triggers. Use Value: 40 mA output drive sustains 2 V signal swing into 50 Ω trace impedance; EMI hardening prevents false trips during MOSFET switching noise bursts. |
| Engine Coolant Temperature Signal Conditioning | Active Filter for CAN Transceiver Biasing |
Use Scenario: Linearization and amplification of NTC thermistor voltage in engine coolant loop, operating continuously at 125 °C ambient. IC Role / Device Role / Timing Role: Precision instrumentation amplifier front-end (G = 10) with matched input bias currents (<100 pA) minimizing thermistor self-heating error. Use Value: −40 to +125 °C operation eliminates external heater-cooler; 5 µV/°C max drift limits temperature reading drift to <0.3 °C over full range. |
Use Scenario: Second-order low-pass filtering of VREF bias voltage for high-speed CAN FD transceivers to suppress switching noise coupling. IC Role / Device Role / Timing Role: Dual-channel Sallen-Key filter (CH1 = 2 MHz cutoff, CH2 = 500 kHz) leveraging 52 MHz GBP for flat group delay up to 1 MHz. Use Value: Unity-gain stability allows direct implementation without isolation resistors; DFN8 thermal performance prevents thermal derating at 125 °C under hood. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual high-speed rail-to-rail output op amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TSB952IDT | Same silicon die, SO8 package (RTH-JA = 125 °C/W) - lower thermal performance than DFN8 | Suitable for lower-power 5 V/12 V designs where board space permits larger footprint and AOI is not required | Select when legacy SO8 layout reuse is prioritized over thermal density and automated inspection capability |
| TSB612IYQ2T | Lower quiescent current (1.2 mA/ch), reduced GBP (12 MHz), same DFN8 package and AEC-Q100 Grade 0 rating | Better suited for always-on battery monitoring where 52 MHz bandwidth is unnecessary and power budget is constrained | Choose when system-level power consumption dominates over signal fidelity and transient response requirements |
Compared with TSB952IDT, the TSB952IYQ2T offers 3.1× lower thermal resistance enabling full 36 V/125 °C operation, while TSB612IYQ2T trades 4.3× lower bandwidth for 2.8× reduced supply current-making each optimal for distinct thermal, speed, and power trade-offs in automotive subsystems.
Availability
TSB952IYQ2T is available at Aetrix Electronics and suitable for automotive battery management, industrial current sensing, engine temperature monitoring, and CAN FD reference filtering requiring stable component supply across extended temperature and voltage ranges.
Supply support for TSB952IYQ2T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, MCU, power, and sensor solutions for automotive, industrial, and consumer markets.
The TSB952IYQ2T belongs to ST's high-speed precision op amp product line, engineered specifically for AEC-Q100-compliant signal conditioning in harsh-environment automotive electronics where bandwidth, accuracy, and reliability are co-constrained.
FAQ
What is the maximum safe supply voltage for continuous operation at 125 °C ambient?
The TSB952IYQ2T in DFN8 package supports continuous operation at 36 V supply and 125 °C ambient temperature, provided the thermal pad is fully soldered to a minimum 200 mm² copper pour on inner layer 2. Junction temperature remains below 150 °C due to RTH-JA = 40 °C/W. Operation above 36 V violates absolute maximum rating and risks permanent damage.
How should the unused channel be configured to prevent oscillation and excess current draw?
The unused channel must be configured as a unity-gain voltage follower with IN+ tied to a stable DC bias within the common-mode range (e.g., VCC/2 via resistor divider). Direct shorting of IN+ to IN− or leaving inputs floating causes internal instability, increasing supply current by up to 2.5× and degrading noise performance of the active channel.
Does the device require external compensation for driving 100 pF capacitive loads?
Yes-capacitive loads >22 pF require series output isolation resistor RISO. For 100 pF, a 47 Ω resistor between OUT and load restores ≥47° phase margin and eliminates ringing. Without RISO, gain peaking occurs at ~2.5 MHz causing overshoot >20% in step response and potential instability in closed-loop configurations.
Can the TSB952IYQ2T be used as a comparator?
No-it is not designed or characterized for open-loop comparator operation. Input differential voltage must be limited to ±1.4 V to prevent ESD diode conduction and excessive current. When used in saturation (e.g., as comparator), recovery time exceeds 80 ns and input stage may experience phase reversal outside guaranteed common-mode range, risking latch-up.
TSB952IYQ2T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-WDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- Standard
- Number of Circuits:
- 2
- Output Type:
- Single Ended, Rail-to-Rail
- Slew Rate:
- 30V/µs
- Gain Bandwidth Product:
- 52 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 6 pA
- Voltage - Input Offset:
- 3 mV
- Current - Supply:
- 2.6mA (x2 Channels)
- Current - Output / Channel:
- 46 mA
- Voltage - Supply Span (Min):
- 4.5 V
- Voltage - Supply Span (Max):
- 36 V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-DFN (3x3)
TSB952IYQ2T FAQ
1.How can I place an order for TSB952IYQ2T through Aetrix?
Please submit a Request for Quotation (RFQ) for TSB952IYQ2T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TSB952IYQ2T reliable?
The price and inventory of TSB952IYQ2T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TSB952IYQ2T is usually 5 days.
3.What payment methods are accepted for TSB952IYQ2T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TSB952IYQ2T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TSB952IYQ2T?
TSB952IYQ2T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TSB952IYQ2T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TSB952IYQ2T?
For technical support, including TSB952IYQ2T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TSB952IYQ2T requirements.
6.How does Aetrix verify that TSB952IYQ2T is sourced from the original manufacturer or authorized distributors?
All TSB952IYQ2T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TSB952IYQ2T meets industry standards.
7.What is the process for return or replacement of TSB952IYQ2T?
All TSB952IYQ2T units undergo pre-shipment inspection (PSI). If there is an issue with TSB952IYQ2T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TSB952IYQ2T part is unused and in its original packaging.
Return procedure for TSB952IYQ2T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TSB952IYQ2T Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

