STMicroelectronics TSC200IYST
- Part No.:
- TSC200IYST
- Manufacturer:
- STMicroelectronics
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
TSC200IYST.pdf
- Description:
- MSOP/TSSOP 8 BODY3.00 PITCH0.65
- Quantity:
- Payment:

- Shipping:

Inventory:1,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TSC200IYST from STMicroelectronics is a high-side current sense amplifier with integrated open-drain comparator and 0.6 V internal reference, designed for automotive-grade overcurrent protection in systems with wide common-mode voltage range (–16 to +80 V) and supply voltage (2.7 to 18 V). It delivers 20 V/V gain, ±3.5 % total output error over –40 to +125 °C, and 1 MHz bandwidth - enabling precise shunt-based current monitoring in 12 V/48 V battery rails and motor control power stages.
For engineers reviewing the TSC200IYST datasheet, TSC200IYST pinout, TSC200IYST application, or TSC200IYST equivalent, this device supports high-accuracy analog current sensing with latchable fault detection, making it critical for AEC-Q100-compliant automotive power distribution units, telecom DC-DC modules, and industrial safety-rated current monitors where supply rejection, thermal stability, and comparator hysteresis are design-critical.
Technical Context
The TSC200IYST uses a dual-input-stage architecture that switches between amplifiers A1 (active when VICM < 40% VCC) and A2 (active when VICM > 40% VCC), enabling stable operation across –16 V to +80 V common-mode range regardless of 2.7–18 V supply. Its input bias current varies with Vsense (±0.5 to ±16 µA) and exhibits mode-dependent offset behavior near the 40% VCC transition point.
It integrates a precision 0.6 V bandgap reference tied to the comparator input, allowing externally set trip thresholds via resistor dividers; the comparator features 586–625 mV threshold, 9 mV hysteresis, 0.3 µs response time, and latching capability controlled by active-low RESET. The open-drain CMPOUT supports pull-up to any voltage up to 18 V, independent of VCC.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain | 20 V/V - sets full-scale output at 2 V for 100 mV shunt drop, defining minimum detectable current resolution |
| Common-mode range | –16 V to +80 V - enables direct sensing on high-side battery feeds, 48 V EV subsystems, and negative-rail telecom supplies |
| Total output error | ±0.1 % max - includes gain error and RTI offset drift, ensuring <±2 mV absolute error at 100 mV sense voltage |
| Bandwidth | 1 MHz - supports fast transient current detection in motor phase current monitoring and switching regulator OCP |
| Quiescent current | 1.8 mA max - allows continuous monitoring in always-on automotive domains without excessive standby power penalty |
| Comparator threshold | 586–625 mV - referenced to internal 0.6 V source, enabling accurate overcurrent trip at 30 mV shunt drop with 5:1 divider |
| Supply voltage | 2.7 V to 18 V - compatible with 3.3 V microcontroller logic, 12 V vehicle batteries, and 15 V industrial rails |
Pinout & Package
Supplied in SO8 package (4.9 mm × 3.9 mm, 1.27 mm pitch), RoHS-compliant and qualified per AEC-Q100 Grade 0 (–40 to +125 °C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 VCC | Positive supply rail | Power input for both amplifier and comparator; must be decoupled locally to suppress supply noise coupling into high-gain path |
| 2 OUT | Analog output | Voltage output = 20 × (VIN+ − VIN−); drives 10 kΩ loads with ≤1.5 Ω impedance; swing limited to VCC − 0.15 V / 4–100 mV above GND |
| 3 CMPIN | Comparator inverting input | Connected internally to 0.6 V reference; external resistor divider sets overcurrent threshold relative to sensed voltage |
| 4 GND | Analog ground reference | Return path for amplifier, comparator, and internal reference; must be star-connected to minimize ground bounce in high-dI/dt systems |
| 5 RESET | Active-low latch reset | Pulled internally to GND via 2 MΩ; floating or low state enables transparent comparator; high pulse clears latched fault |
| 6 CMPOUT | Open-drain fault output | Sinks ≥2.35 mA at VOL ≤ 300 mV; requires external pull-up; compatible with 2.7–18 V logic levels independent of VCC |
| 7 VIN− | Current sense negative input | Low-impedance node for shunt resistor connection; input bias current ±0.5–16 µA affects Rsense selection below 20 mV differential |
| 8 VIN+ | Current sense positive input | High-common-mode node; accepts –16 V to +80 V; differential input range limited to 25% VCC (≤3 V if VCC ≥12 V) |
Key Features
| Feature | Design Value |
|---|---|
| AEC-Q100 Grade 0 qualification | Validated for automotive use from –40 to +125 °C ambient, including temperature cycling, HTOL, and ESD (4 kV HBM) |
| Integrated 0.6 V reference + comparator | Eliminates external reference IC and comparator, reducing BOM count and PCB area in overcurrent protection circuits |
| Latching comparator with RESET | Enables persistent fault signaling until explicit reset - essential for safety interlocks in battery disconnect units and motor drives |
| High CMRR (100–120 dB) | Maintains accuracy despite large common-mode transients on 48 V bus or noisy motor drive nodes |
| Mode-switching input architecture | Automatically selects optimal input stage (A1 or A2) based on VICM, preserving gain linearity and offset stability across full voltage range |
Applications
| Automotive Battery Management | Telecom DC-DC Module Monitoring |
|---|---|
Use Scenario: Real-time monitoring of main 12 V battery feed current in ADAS domain controllers, detecting short-circuit faults before fuse blow. IC Role / Device Role / Timing Role: High-side current sense amplifier with latchable comparator provides analog feedback to MCU and hardwired fault signal to safety controller. Use Value: ±0.1 % total error ensures <±1.2 A absolute accuracy at 1200 A full scale; 1 MHz bandwidth captures fast MOSFET shoot-through events. | Use Scenario: Input current supervision in 48 V telecom rectifier modules, triggering shutdown during overload or reverse-polarity connection. IC Role / Device Role / Timing Role: Wide common-mode amplifier senses current on positive rail while rejecting noise from switching converters and EMI filters. Use Value: –16 to +80 V VICM range accommodates negative input transients and 54 V surge conditions; open-drain CMPOUT interfaces directly to 3.3 V FPGA GPIO. |
| Industrial Motor Phase Protection | Test Equipment Current Source Calibration |
Use Scenario: Per-phase current sensing in 3-phase inverter drives, feeding analog signals to isolation ADCs and providing immediate hardware OCP. IC Role / Device Role / Timing Role: High-accuracy analog front-end with latchable comparator acts as independent safety layer parallel to software-based current limiting. Use Value: 20 V/V gain and 1.5 Ω output impedance enable direct connection to 12-bit SAR ADCs; latch function prevents missed trips during PWM dead-time intervals. | Use Scenario: Precision current sourcing verification in automated test equipment, where shunt voltage is measured against calibrated reference. IC Role / Device Role / Timing Role: Stable gain and low drift amplifier provides traceable analog output for metrology-grade current measurement validation. Use Value: ±0.5 µV/°C offset drift and 55 nV/√Hz input noise ensure <0.02 % reading uncertainty over 24-hour calibration runs at ambient temperature. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-side current sense amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| INA240A1IDR | 20 V/V gain, 80 V common-mode, but no integrated comparator or reference; requires external components for latching OCP | Used in cost-sensitive industrial designs where comparator functionality is implemented digitally or omitted | Select when system already includes microcontroller-based fault handling and board space permits external reference/comparator |
| TSC201IYST | 50 V/V gain, identical pinout and package, same AEC-Q100 qualification and comparator architecture | Preferred for lower-current applications requiring higher sensitivity (e.g., 20 mV full-scale instead of 100 mV) | Select when shunt voltage budget is constrained and higher gain improves SNR without increasing Rsense power loss |
Compared with INA240A1IDR, TSC200IYST reduces component count and fault latency via integrated comparator latching; versus TSC201IYST, it trades gain for improved dynamic range and reduced sensitivity to offset error at low Vsense - critical for robustness in high-current automotive fusing.
Availability
TSC200IYST is available at Aetrix Electronics and suitable for automotive battery management, telecom DC-DC module monitoring, and industrial motor phase protection requiring stable component supply across extended temperature and voltage ranges.
Supply support for TSC200IYST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, microcontroller, power, and sensor solutions for automotive, industrial, and consumer markets.
The TSC200 series belongs to ST's high-voltage current sense amplifier product line, engineered specifically for AEC-Q100-compliant overcurrent protection in automotive power distribution and industrial safety-critical systems.
FAQ
What is the maximum allowable differential input voltage for TSC200IYST at 15 V supply?
At VCC = 15 V, the absolute maximum differential input voltage (VIN+ − VIN−) is 3 V, per Table 2 footnote 1. Exceeding this risks permanent damage. For reliable operation, keep Vsense ≤ 100 mV to maintain ±0.1 % total output error and avoid mode-transition nonlinearity near the 40% VCC boundary.
How does the RESET pin behave when left unconnected?
When RESET is left floating, its internal 2 MΩ pull-down holds it low, placing the comparator in transparent (non-latched) mode. CMPOUT follows input conditions in real time. To enable latching, drive RESET high briefly after power-up or fault detection to arm the latch, then allow it to float or pull low only to clear.
Can TSC200IYST be used for low-side current sensing?
Yes - though optimized for high-side use, TSC200IYST supports low-side configurations by connecting VIN− to load ground and VIN+ to shunt output. Its –16 V common-mode minimum allows negative rail sensing. However, ground-referenced output (OUT) simplifies ADC interfacing, and CMPOUT remains functional for fault signaling.
What is the impact of capacitive load on TSC200IYST's stability?
TSC200IYST tolerates up to 10 nF capacitive load on OUT without oscillation, per Table 4. Larger loads degrade step response (e.g., 2 µs settling for 5 pF) and may cause peaking. For >10 nF, add a series resistor (≥10 Ω) close to OUT to isolate capacitance and preserve phase margin.
TSC200IYST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- Current Sense
- Number of Circuits:
- 1
- Output Type:
- Single-Ended
- Slew Rate:
- 7V/µs
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 1 MHz
- Current - Input Bias:
- 5 pA
- Voltage - Input Offset:
- 100 µV
- Current - Supply:
- 840µA
- Current - Output / Channel:
- -
- Voltage - Supply Span (Min):
- 2.7 V
- Voltage - Supply Span (Max):
- 18 V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-MiniSO
TSC200IYST FAQ
1.How can I place an order for TSC200IYST through Aetrix?
Please submit a Request for Quotation (RFQ) for TSC200IYST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TSC200IYST reliable?
The price and inventory of TSC200IYST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TSC200IYST is usually 5 days.
3.What payment methods are accepted for TSC200IYST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TSC200IYST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TSC200IYST?
TSC200IYST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TSC200IYST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TSC200IYST?
For technical support, including TSC200IYST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TSC200IYST requirements.
6.How does Aetrix verify that TSC200IYST is sourced from the original manufacturer or authorized distributors?
All TSC200IYST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TSC200IYST meets industry standards.
7.What is the process for return or replacement of TSC200IYST?
All TSC200IYST units undergo pre-shipment inspection (PSI). If there is an issue with TSC200IYST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TSC200IYST part is unused and in its original packaging.
Return procedure for TSC200IYST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TSC200IYST Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

