Renesas TSE2004GB2B0NCG8
- Part No.:
- TSE2004GB2B0NCG8
- Manufacturer:
- Renesas
- Category:
- Thermal Management
- Package:
- 8-WFDFN Exposed Pad
- Datasheet:
-
TSE2004GB2B0NCG8.pdf
- Description:
- TEMPERATURE SENSOR FOR DDR4
- Quantity:
- Payment:

- Shipping:

Inventory:4,630
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TSE2004GB2B0 from Integrated Device Technology is a JEDEC JC42.4-compliant digital temperature sensor with integrated 4Kbit (512-byte) serial EEPROM, designed for DDR4 DIMM modules. It delivers ±0.5°C accuracy from +75°C to +95°C, supports I²C/SMBus up to 1 MHz, features programmable hysteresis (0/1.5/3/6°C), and uses an open-drain EVENT pin for thermal throttling in memory subsystems.
For engineers reviewing the TSE2004GB2B0 datasheet, TSE2004GB2B0 pinout, TSE2004GB2B0 application, or TSE2004GB2B0 equivalent, key selection criteria include SPD EEPROM compatibility, SMBus timeout compliance (25–35 ms), JEDEC B-grade accuracy, 8-DFN package integration on DIMM PCBs, and dual-function register access via DTIC-based addressing (0011 for TS, 1010 for EEPROM).
Technical Context
The TSE2004GB2B0 implements a dual-domain architecture: a temperature-sensing core with 125 ms max conversion time and 0.0625°C resolution, and a 512-byte EEPROM organized as two 256-byte pages with four independently software-lockable 128-byte blocks. Both domains share a single 2.2–3.6 V supply and operate under strict SMBus timing constraints including guaranteed 25–35 ms clock-low timeout detection.
It uses three address pins (SA0–SA2) to generate an I²C slave address alongside device-type identifier codes (0011 for TS registers, 1010 for SPD reads/writes, 0110 for write-protection commands), enabling up to eight devices per bus while supporting backward compatibility with TSE2002av firmware through page-select command mapping.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Temp Accuracy (B-grade) | ±0.5°C typ / ±1.0°C max at +75°C to +95°C - meets JEDEC JC42.4 B-grade for DDR4 SPD-critical thermal monitoring |
| EEPROM Size | 4 Kbit (512 bytes), split into two 256-byte pages - stores full DDR4 SPD data plus vendor configuration |
| I²C/SMBus Speed | 10 kHz to 1 MHz - supports high-speed DIMM initialization and runtime thermal polling |
| Conversion Time | Max 125 ms - enables ≥8 temperature updates/sec for dynamic throttling response |
| Hysteresis Options | Selectable 0°C, 1.5°C, 3°C, or 6°C - prevents chattering during thermal event assertion/deassertion |
| Supply Voltage | 2.2 V to 3.6 V - compatible with DDR4 VDDSPD rail without level-shifting |
| Timeout Compliance | 25 ms min / 35 ms max clock-low detection - satisfies strict SMBus bus recovery requirements |
Pinout & Package
Package: 8-DFN (2.0 × 3.0 × 0.75 mm) with exposed thermal paddle on underside, recommended to be connected to ground for optimal DIMM PCB thermal coupling.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (SA0) | Serial Address Input 0 | Part of 3-bit LSA; also accepts VHV (7–10 V) for reversible software write-protection activation |
| 2 (SA1) | Serial Address Input 1 | Part of 3-bit LSA; sets slave address bits b1–b3 with SA0/SA2 for multi-device bus configuration |
| 3 (SA2) | Serial Address Input 2 | Part of 3-bit LSA; enables up to eight unique TSE2004GB2B0 addresses on one SMBus segment |
| 4 (VSSSPD) | Ground Reference | Primary ground for both temperature sensor and EEPROM; connects to thermal paddle for heat dissipation |
| 5 (SDA) | Bi-directional Serial Data | Open-drain I²C/SMBus line requiring external pull-up; supports ACK/NACK protocol for register and EEPROM access |
| 6 (SCL) | Serial Clock Input | Master-generated clock up to 1 MHz; no clock stretching supported - ensures deterministic bus timing |
| 7 (EVENT) | Open-Drain Event Output | Configurable as interrupt, comparator, or TCRIT-only output; asserts on over-temp for memory throttling control |
| 8 (VDDSPD) | Supply Voltage | 2.2–3.6 V power rail shared by sensor and EEPROM; includes POR circuit with 1.6 V VPON threshold |
Key Features
| Feature | Design Value |
|---|---|
| JEDEC JC42.4 B-grade compliance | Guarantees ±0.5°C accuracy in +75°C to +95°C range - required for DDR4 memory module qualification |
| Reversible software write protection | Four independent 128-byte blocks lockable/unlockable via SMBus commands (SWPn/CWP) using VHV on SA0 - secures SPD data without hardware fusing |
| DTIC-based register addressing | Separate 4-bit device-type identifiers (0011 for TS, 1010 for SPD, 0110 for protection) prevent register/EEPROM address collisions on shared bus |
| Active-mode SMBus timeout | Detects stuck-bus conditions in all operational modes (active, shutdown, standby) - ensures system-level bus recovery reliability |
| Thermal event polarity control | EVENT pin configurable as active-high or active-low via register setting - matches host controller input logic requirements |
Applications
| DDR4 DIMM Thermal Monitoring | Server Memory Subsystem Control |
|---|---|
Use Scenario: Real-time temperature tracking of DDR4 memory modules during high-bandwidth workloads in data center servers. IC Role / Device Role / Timing Role: Primary JEDEC-compliant thermal sensor and SPD EEPROM for DDR4 UDIMM/RDIMM modules, providing TCRIT-triggered throttling signals via EVENT pin. Use Value: Enables precise, standards-aligned thermal management that prevents DRAM data corruption and extends module lifetime under sustained load. | Use Scenario: Integration into server motherboard memory controllers to monitor multiple DIMMs and coordinate thermal-aware memory frequency scaling. IC Role / Device Role / Timing Role: Slave device on SMBus with programmable limits and hysteresis, delivering temperature data and SPD configuration to host BMC or memory controller. Use Value: Reduces firmware complexity by offloading SPD storage and thermal event generation, while maintaining JEDEC interoperability across vendors. |
| Laptop Memory Throttling | Industrial Embedded Memory Modules |
Use Scenario: Compact DDR4 SO-DIMM thermal supervision in ultra-portable laptops where space and power are constrained. IC Role / Device Role / Timing Role: Dual-function sensor+EEPROM in 2.0×3.0 mm DFN package, sharing VDDSPD rail and SMBus interface with minimal footprint impact. Use Value: Eliminates need for discrete temperature sensor and SPD EEPROM, reducing BOM count and PCB area on memory module edge connectors. | Use Scenario: Ruggedized DDR4 memory modules used in industrial PCs, medical imaging systems, and telecom baseband units operating across -40°C to +125°C ambient. IC Role / Device Role / Timing Role: High-accuracy thermal monitor with extended-range specs (±2.0°C typ from -40°C to +125°C) and robust EEPROM data retention. Use Value: Ensures reliable SPD data integrity and thermal event signaling in harsh environments where memory stability is mission-critical. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital temperature sensor + SPD EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT30TS74-MA8Y-T | Single-function temperature sensor (no EEPROM); ±0.5°C accuracy; 8-UDFN package; I²C up to 400 kHz | Requires external EEPROM for SPD storage; lacks EVENT pin and JEDEC JC42.4 B-grade certification | Use only when SPD functionality is handled elsewhere and lower bus speed suffices |
| MAX6604ATA+ | Temperature sensor + 2 Kbit EEPROM; ±1.0°C accuracy over 0°C–+85°C; 8-TDFN package; SMBus 100 kHz only | Lower EEPROM capacity (256 bytes vs. 512); no TCRIT-only EVENT mode; not JEDEC JC42.4 compliant | Acceptable for legacy DDR3 DIMMs where full DDR4 SPD support and B-grade accuracy are not required |
Compared with AT30TS74-MA8Y-T and MAX6604ATA+, the TSE2004GB2B0 uniquely integrates JEDEC-certified B-grade thermal sensing, 512-byte SPD EEPROM, and configurable EVENT signaling in a single 8-DFN package-enabling drop-in DDR4 module compliance without redesigning memory controller firmware or adding discrete components.
Availability
TSE2004GB2B0 is available at Aetrix Electronics and suitable for DDR4 DIMM manufacturing, server motherboard design, and industrial embedded memory modules requiring stable component supply and JEDEC-compliant thermal intelligence.
Supply support for TSE2004GB2B0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Integrated Device Technology (IDT), now part of Renesas Electronics, is a fabless semiconductor company specializing in timing, memory interface, RF, and sensor solutions for high-performance computing and communications infrastructure.
The TSE2004GB2B0 belongs to IDT's JEDEC-compliant thermal sensor family, engineered specifically for DDR4 memory module SPD and real-time thermal management in servers, laptops, and industrial systems.
FAQ
What is the primary application of the TSE2004GB2B0?
The TSE2004GB2B0 is primarily designed for DDR4 DIMM modules as a JEDEC JC42.4-compliant temperature sensor with integrated 512-byte SPD EEPROM. It provides accurate thermal monitoring and secure storage of memory configuration data, enabling memory throttling via its EVENT pin in servers, laptops, and industrial systems. The TSE2004GB2B0 meets strict SMBus timing and accuracy requirements essential for DDR4 qualification.
Does the TSE2004GB2B0 support I²C and SMBus protocols?
Yes, the TSE2004GB2B0 supports both I²C and SMBus protocols through a 2-wire serial interface operating from 10 kHz to 1 MHz. It complies with SMBus timeout specifications (25–35 ms), includes Schmitt-trigger inputs, and supports standard I²C ACK/NACK handshaking. The TSE2004GB2B0 does not implement clock stretching but fully supports SMBus Alert and host notify functions via its EVENT pin.
How is the EEPROM in the TSE2004GB2B0 protected from unintended writes?
The TSE2004GB2B0 EEPROM features reversible software write protection across four independent 128-byte blocks. Protection is enabled using SMBus commands (SWPn) with VHV voltage (7–10 V) applied to the SA0 pin; it is cleared using the CWP command, also requiring VHV. This mechanism allows field-updatable SPD data security without permanent fusing. The TSE2004GB2B0 does not support permanent write protection like earlier TSE2002av devices.
What are the accuracy specifications of the TSE2004GB2B0 across temperature ranges?
The TSE2004GB2B0 offers JEDEC JC42.4 B-grade accuracy: ±0.5°C typical / ±1.0°C maximum from +75°C to +95°C; ±1.0°C typical / ±2.0°C maximum from +40°C to +125°C; and ±2.0°C typical / ±3.0°C maximum from -40°C to +125°C. These values are measured under specified operating conditions (VDDSPD = 2.2–3.6 V, TA = ambient), and the TSE2004GB2B0 maintains resolution down to 0.0625°C with 125 ms max conversion time.
Can multiple TSE2004GB2B0 devices share the same SMBus?
Yes, up to eight TSE2004GB2B0 devices can operate on a single SMBus segment. Each device uses SA0, SA1, and SA2 pins to configure a unique 3-bit Logical Serial Address (LSA), combined with device-type identifier codes (0011, 1010, 0110) to form full 7-bit slave addresses. This enables concurrent access to temperature registers, SPD EEPROM, and write-protection controls without address conflict - a key capability for multi-DIMM server memory subsystems using the TSE2004GB2B0.
TSE2004GB2B0NCG8 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 8-WFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Function:
- Temp Monitoring System (Sensor)
- Sensor Type:
- Internal
- Sensing Temperature:
- -
- Accuracy:
- ±2°C
- Topology:
- ADC (Sigma Delta), Control Logic, Register Bank
- Output Type:
- I2C/SMBus
- Output Alarm:
- No
- Output Fan:
- No
- Voltage - Supply:
- 2.2V ~ 3.6V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-VFQFPN (2x3)
TSE2004GB2B0NCG8 FAQ
1.How can I place an order for TSE2004GB2B0NCG8 through Aetrix?
Please submit a Request for Quotation (RFQ) for TSE2004GB2B0NCG8 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TSE2004GB2B0NCG8 reliable?
The price and inventory of TSE2004GB2B0NCG8 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TSE2004GB2B0NCG8 is usually 5 days.
3.What payment methods are accepted for TSE2004GB2B0NCG8?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TSE2004GB2B0NCG8 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TSE2004GB2B0NCG8?
TSE2004GB2B0NCG8 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TSE2004GB2B0NCG8 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TSE2004GB2B0NCG8?
For technical support, including TSE2004GB2B0NCG8 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TSE2004GB2B0NCG8 requirements.
6.How does Aetrix verify that TSE2004GB2B0NCG8 is sourced from the original manufacturer or authorized distributors?
All TSE2004GB2B0NCG8 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TSE2004GB2B0NCG8 meets industry standards.
7.What is the process for return or replacement of TSE2004GB2B0NCG8?
All TSE2004GB2B0NCG8 units undergo pre-shipment inspection (PSI). If there is an issue with TSE2004GB2B0NCG8, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TSE2004GB2B0NCG8 part is unused and in its original packaging.
Return procedure for TSE2004GB2B0NCG8:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TSE2004GB2B0NCG8 Tags

-
EMC2101-ACZL-TR
Microchip Technology

-
MCP9844T-BE/MNY
Microchip Technology

-
EMC2101-R-ACZL-TR
Microchip Technology

-
MCP98244T-BE/MNY
Microchip Technology

-
TC670ECHTR
Microchip Technology
-
SE98ATP,547
NXP Semiconductors

-
AMC6821SDBQR
Texas Instruments

-
MAX6604AATA+T
Analog Devices Inc./Maxim Integrated

-
ADT7475ARQZ-REEL
onsemi

-
MAX6643LBBAEE+
Analog Devices Inc./Maxim Integrated
-
MAX6684ESA+T
Analog Devices Inc./Maxim Integrated

-
MAX6639AEE+
Analog Devices Inc./Maxim Integrated
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

