Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Linear > Instrumentation, Op Amps, Buffer Amps

STMicroelectronics TSM104AIDT

Name: TSM104AIDT
Brand: STMicroelectronics
SKU: TSM104AIDT
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: TSM104AIDT

Manufacturer:: STMicroelectronics

Category:: Instrumentation, Op Amps, Buffer Amps

Package:: 16-SOIC (0.154", 3.90mm Width)

Datasheet:: TSM104AIDT.pdf

Description:: IC OPAMP GP 4 CIRCUIT 16SO

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,003

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

TSM104AIDT from STMicroelectronics is a quad operational amplifier with integrated adjustable shunt voltage reference, designed for power supply supervision and feedback control in compact linear regulators and battery management circuits. It delivers 0.5 mV typical input offset voltage, 0.9 MHz gain-bandwidth product, ±1.5 V to ±15 V dual-supply operation, 375 µA/op supply current at 5 V, and 0.2 Ω typical dynamic impedance in its reference section.

For engineers reviewing the TSM104AIDT datasheet, TSM104AIDT pinout, TSM104AIDT application, or TSM104AIDT equivalent, key selection criteria include low-quiescent-current op-amp performance, precision shunt reference stability over temperature, sink current capability up to 100 mA, and SO-16 package compatibility with space-constrained PCB layouts.

Technical Context

The device integrates four independent rail-to-rail input op-amps and a programmable 2.45–2.52 V bandgap reference with adjustable output (V_ref to 36 V), enabling single-chip error amplification and voltage setpoint generation in isolated DC-DC feedback loops. Its op-amps feature 70 dB common-mode rejection, 65 dB supply rejection, and 0.1 V/µs slew rate - optimized for stable closed-loop regulation rather than high-speed signal processing.

The shunt reference operates with 1–100 mA cathode current, exhibits ±0.4% initial accuracy (TSM104A grade), 7 µV/°C offset drift, and 0.2 Ω dynamic impedance below 1 kHz - supporting precise, low-noise voltage monitoring and programmable overvoltage protection thresholds.

Key Specifications

Parameter	Value and Actual Design Meaning
Op-amp Input Offset Voltage	0.5 mV typ (TSM104A) - enables <10 mV total error in 5 V reference feedback paths
Gain-Bandwidth Product	0.9 MHz - supports stable compensation of switching regulator error amplifiers up to ~100 kHz loop bandwidth
Supply Current per Op-amp	375 µA @ V_CC = 5 V - allows ultra-low-power biasing in always-on supervisor circuits
Reference Initial Accuracy	±0.4% (TSM104A) - ensures ≤20 mV absolute error at 5 V output without trimming
Reference Dynamic Impedance	0.2 Ω typ - minimizes load-induced voltage droop during transient current steps up to 100 mA
Input Bias Current	20 nA max - permits high-impedance resistor dividers (>1 MΩ) in voltage sensing networks
Common-Mode Rejection Ratio	70 dB min - maintains accuracy when sensing across wide common-mode ranges (e.g., 0–36 V)

Pinout & Package

Available in SO-16 plastic micropackage (3.9 mm × 9.9 mm, 1.27 mm pitch), compliant with JEDEC MS-012AB. Thermal resistance R_thJA = 150 °C/W.

Pin/Terminal	Circuit Role	Design Meaning
1	Output 1	Amplifier A output - drives external compensation network or reference divider
2	Inverting Input 1	Feedback node for op-amp A - connects to output divider in regulator error amp
3	Non-inverting Input 1	Reference voltage input for op-amp A - accepts TSM104A's internal V_ref or external setpoint
4	V_CC+	Positive supply rail - supports ±1.5 V to ±15 V dual supply or 3–36 V single supply
5	Non-inverting Input 2	Amplifier B non-inverting input - used for secondary monitoring (e.g., current sense)
6	Inverting Input 2	Amplifier B inverting input - connects to current-sense resistor or auxiliary reference
7	Output 2	Amplifier B output - provides second independent control path or redundancy
8	Adjust	Shunt reference adjust terminal - sets output voltage via external resistor divider (V_OUT = V_ref × (1 + R1/R2))
9	Output 4	Amplifier D output - dedicated to fast transient response or protection logic
10	Inverting Input 4	Amplifier D inverting input - accepts overvoltage threshold signal
11	Non-inverting Input 4	Amplifier D non-inverting input - connects to monitored rail for OV detection
12	Non-inverting Input 3	Amplifier C non-inverting input - supports third function (e.g., temperature compensation)
13	Inverting Input 3	Amplifier C inverting input - configurable as summing node or filter input
14	Output 3	Amplifier C output - enables multi-loop control (e.g., voltage + current limiting)
15	Cathode	Shunt reference cathode - sinks 1–100 mA; connects to regulated output node
16	V_CC−	Negative supply or ground - defines reference return path and op-amp bias

Key Features

Feature	Design Value
Quad op-amp + shunt reference integration	Reduces component count by ≥5 parts in flyback/forward regulator feedback networks
0.4% reference accuracy (TSM104A)	Eliminates need for external trimming resistors in 5 V or 12 V output designs
0.2 Ω reference dynamic impedance	Enables <10 mV load regulation error across 1–100 mA cathode current range
375 µA/op supply current	Supports <1.5 mA total quiescent draw in always-on power-good monitoring circuits
±1.5 V to ±15 V supply range	Permits direct interface with industrial 24 V systems and automotive 12 V rails without level-shifting

Applications

Switch-Mode Power Supply Feedback

Battery Charge Voltage Regulation

Use Scenario: Closed-loop voltage control in isolated DC-DC converters using optocoupler-coupled feedback.

IC Role / Device Role / Timing Role: Op-amps compare output voltage against internal 2.475 V reference; reference adjusts output via resistor divider.

Use Value: Enables ±1% output regulation over line/load/temperature with single IC, eliminating discrete error amp + reference.

Use Scenario: Precision termination voltage setting for Li-ion battery chargers with thermal foldback.

IC Role / Device Role / Timing Role: One op-amp monitors cell voltage; reference sets 4.2 V threshold; second op-amp gates charging FET.

Use Value: Achieves 4.20 V ±0.02 V cutoff accuracy without calibration, reducing BOM cost vs. separate reference + comparator.

Programmable Overvoltage Protection

Industrial Sensor Signal Conditioning

Use Scenario: Fast shutdown circuit triggered when 24 V supply exceeds 27.5 V due to transients.

IC Role / Device Role / Timing Role: Dedicated op-amp compares sensed rail to adjustable reference; output drives latch or MOSFET gate.

Use Value: Responds within 1 µs (limited by op-amp slew rate) to clamp fault energy before downstream damage occurs.

Use Scenario: Amplifying low-level bridge sensor outputs (e.g., pressure transducers) in 0–10 V industrial I/O modules.

IC Role / Device Role / Timing Role: Two op-amps provide instrumentation gain and offset correction; reference supplies excitation and ADC reference.

Use Value: Delivers 12-bit effective resolution with <0.05% gain error and <10 µV/°C drift over –40°C to +85°C.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad op-amp + shunt reference applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TL431AIDR	Single shunt reference only (no op-amps); 2.495 V fixed reference; 0.2 Ω impedance; no integrated amplifiers	Requires external op-amps for feedback; suitable only when amplification is already available on board	Select when only reference precision is needed and board space allows discrete op-amps
LM324DR	Quad op-amp only (no reference); 3 mV offset; 1.2 MHz GBW; 1.5 mA total supply current; no adjustable reference section	Needs external reference (e.g., REF3025) and divider network; higher quiescent current	Select when design requires higher speed or rail-to-rail output but can accommodate separate reference

Compared with TL431AIDR and LM324DR, TSM104AIDT uniquely combines both functions in one SO-16 package with lower total supply current (1.4 mA vs. >2 mA) and tighter reference accuracy (±0.4% vs. ±1%), making it optimal for space- and power-constrained power management ICs where integration reduces layout complexity and improves thermal coupling between reference and amplifiers.

Availability

TSM104AIDT is available at Aetrix Electronics and suitable for switch-mode power supply feedback, battery charge voltage regulation, programmable overvoltage protection, and industrial sensor signal conditioning requiring stable component supply and long-term obsolescence mitigation support.

Supply support for TSM104AIDT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in power management, analog, microcontrollers, and automotive ICs.

TSM104AIDT belongs to ST's legacy analog power management portfolio, engineered specifically for integrated voltage supervision and regulation in cost-sensitive, space-constrained linear and switching power supplies.

FAQ

What is the maximum cathode current the TSM104AIDT reference can safely sink?

The TSM104AIDT shunt reference is rated for 1–100 mA cathode current under normal operation, with infinite short-circuit duration tolerance. At 100 mA, power dissipation in the SO-16 package reaches 2.5 W (assuming 25 V drop), requiring careful thermal design - derating is recommended above 60 mA without heatsinking.

Can the TSM104AIDT operate from a single 5 V supply?

Yes - the device supports single-supply operation from 3 V to 36 V between pins 4 (V_CC+) and 16 (V_CC−). With V_CC− tied to ground and V_CC+ at 5 V, all four op-amps function with rail-to-rail input capability and output swing to within 20 mV of ground and 27 V (at 30 V supply), enabling direct interface with 5 V microcontrollers.

How does the TSM104A grade differ from the standard TSM104?

The TSM104A grade specifies tighter electrical tolerances: 0.5 mV typical input offset voltage (vs. 1 mV for TSM104), ±0.4% reference voltage accuracy (vs. ±1%), and 7 µV/°C offset drift (vs. 30 µV/°C). These improvements directly reduce system-level voltage regulation error in precision power applications.

Is the TSM104AIDT pin-compatible with newer ST replacements like TSM104W?

No - the TSM104W uses a different pinout and internal architecture optimized for improved PSRR and reduced noise. While functionally similar, it is not a drop-in replacement; redesign of feedback network and layout is required due to relocated reference adjust and cathode pins.

TSM104AIDT Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 16-SOIC (0.154", 3.90mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Amplifier Type:: General Purpose

Number of Circuits:: 4

Output Type:: -

Slew Rate:: 0.3V/µs

Gain Bandwidth Product:: 900 kHz

-3db Bandwidth:: -

Current - Input Bias:: 20 nA

Voltage - Input Offset:: 500 µV

Current - Supply:: 1.4mA

Current - Output / Channel:: 40 mA

Voltage - Supply Span (Min):: 3 V

Voltage - Supply Span (Max):: 32 V

Operating Temperature:: -40°C ~ 105°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-SO

TSM104AIDT FAQ

1.How can I place an order for TSM104AIDT through Aetrix?

Please submit a Request for Quotation (RFQ) for TSM104AIDT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for TSM104AIDT reliable?

The price and inventory of TSM104AIDT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TSM104AIDT is usually 5 days.

3.What payment methods are accepted for TSM104AIDT?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TSM104AIDT transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for TSM104AIDT?

TSM104AIDT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your TSM104AIDT order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for TSM104AIDT?

For technical support, including TSM104AIDT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TSM104AIDT requirements.

6.How does Aetrix verify that TSM104AIDT is sourced from the original manufacturer or authorized distributors?

All TSM104AIDT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TSM104AIDT meets industry standards.

7.What is the process for return or replacement of TSM104AIDT?

All TSM104AIDT units undergo pre-shipment inspection (PSI). If there is an issue with TSM104AIDT, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The TSM104AIDT part is unused and in its original packaging.

Return procedure for TSM104AIDT:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…