Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Supervisors

STMicroelectronics TSM111CD

Name: TSM111CD
Brand: STMicroelectronics
SKU: TSM111CD
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: TSM111CD

Manufacturer:: STMicroelectronics

Category:: Supervisors

Package:: 20-SOIC (0.295", 7.50mm Width)

Datasheet:: TSM111CD.pdf

Description:: IC SUPERVISOR 3 CHANNEL 20SO

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,262

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

TSM111CD from STMicroelectronics is a triple-voltage and current supervisor IC designed for secondary-side monitoring in PC ATX/SFX switch-mode power supplies. It integrates overvoltage (3.3V/5V/12V), overcurrent (3.3V/5V/12V), Power Good generation, remote ON/OFF control, and two 2.5V ±1.6% voltage references - all without external sensing components. It operates from 14.5V to 36V supply and delivers precise fault detection with programmable timing (Tpor, Trem, Tsur).

For engineers reviewing the TSM111CD datasheet, TSM111CD pinout, TSM111CD application, or TSM111CD equivalent, key selection criteria include its integrated 50mV/50mV/65mV current-sense thresholds, 4.0V/6.1V/14.2V overvoltage trip points, 300ms Power Good delay (C_por=2.2µF), dual 2.5V reference outputs for optocoupler feedback, and SO-20 package compatibility with legacy DIP-20 layouts.

Technical Context

The TSM111CD implements a fully integrated analog supervisory architecture with three independent voltage comparators for 3.3V/5V/12V overvoltage detection and three matched current-sense amplifiers with internal 50mV/50mV/65mV thresholds. Its internal 2.5V ±1.6% shunt references drive optocouplers directly for main and auxiliary converter regulation loops.

Timing functions are implemented via external RC networks: Tpor (Power Good turn-on delay) uses a 2.2µF capacitor on Pin 10; Trem (remote ON/OFF delay) uses a 100nF capacitor on Pin 8; Tsur (overcurrent blanking time) uses a 33kΩ–4.7µF network on Pin 17. All logic outputs (PG, PWM) are open-collector with 15mA sink capability and 0.4V saturation at 15mA.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	14.5V to 36V - supports wide-input SMPS designs; must exceed max sensed rail by ≥2V (e.g., 13.2V on Is12 requires ≥15.2V on Vcc)
OVP Thresholds	3.3V rail: 4.0V typ.; 5V rail: 6.1V typ.; 12V rail: 14.2V typ. - fixed internal thresholds enable component-free protection
Current Sense Voltage	3.3V/5V rails: 50mV typ.; 12V rail: 65mV typ. - low threshold enables use of sub-10mΩ sense resistors without regulation impact
Voltage References	VrefMAIN & VrefAUX: 2.5V ±1.6% (25°C), ±17mV temp drift - precision shunt references for direct optocoupler biasing
Power Good Delay	Tpor = 300ms typ. with 2.2µF capacitor - ensures stable 5V/3.3V output before asserting PG signal to motherboard
Remote Control Timing	Trem1 (ON→OFF): 8ms typ.; Trem2 (OFF→ON): 24ms typ. with 100nF capacitor - provides controlled sequencing during sleep/wake transitions
Overcurrent Blank Time	Tsur = 21ms typ. with 33kΩ + 4.7µF - suppresses inrush current false trips during power-up

Pinout & Package

Package: SO-20 (Plastic Micropackage), RoHS-compliant, surface-mount, 0.65mm pitch.

Pin/Terminal	Circuit Role	Design Meaning
V_s33 (Pin 1)	3.3V Overvoltage Sense Input	Direct connection to 3.3V rail; triggers OVP if >4.0V (typ.)
V_s5 (Pin 2)	5V Overvoltage Sense Input	Direct connection to 5V rail; triggers OVP if >6.1V (typ.)
V_s12 (Pin 3)	12V Overvoltage Sense Input	Direct connection to 12V rail; triggers OVP if >14.2V (typ.)
ADJ (Pin 4)	3.3V OVP Adjustment Input	Grounded for standard 3.3V OVP; used to set custom threshold (e.g., 2.7V) - disables V_s33 when active
V_cc (Pin 5)	Positive Supply Input	14.5–36V input; must be ≥2V above highest sensed rail voltage
PWM (Pin 6)	Primary-Side Control Output	Open-collector output driving optocoupler cathode; low = SMPS active, high = fault shutdown
REM (Pin 7)	Remote ON/OFF Logic Input	Active-low control: REM = 0 → SMPS enabled; REM = 1 → initiates Trem-delayed shutdown
T_rem (Pin 8)	Remote Timing Capacitor	Connects to 100nF capacitor to ground; sets ON→OFF (8ms) and OFF→ON (24ms) delays
PG (Pin 9)	Power Good Logic Output	Open-collector output; pulled high externally; asserts high after Tpor delay when 5V/3.3V > UV threshold
T_por (Pin 10)	Power-On Reset Timing Capacitor	Connects to 2.2µF capacitor to ground; sets 300ms PG assertion delay
UV (Pin 11)	Undervoltage Detection Input	Monitors AC mains status via auxiliary winding; 1.26V threshold triggers immediate PG deassertion
Fb_AUX (Pin 12)	Auxiliary Converter Feedback Output	Drives optocoupler anode for auxiliary regulation loop; sinks up to 25mA
Vref_AUX (Pin 13)	Auxiliary Reference Input	2.5V ±1.6% internal reference for Fb_AUX loop; connects to optocoupler cathode
Fb_MAIN (Pin 15)	Main Converter Feedback Output	Drives optocoupler anode for main regulation loop; sinks up to 25mA
Vref_MAIN (Pin 14)	Main Reference Input	2.5V ±1.6% internal reference for Fb_MAIN loop; connects to optocoupler cathode
GND (Pin 16)	Signal Ground	Common return for all analog and digital circuitry; decoupled with 10µF ceramic near V_cc
T_sur (Pin 17)	Overcurrent Blank Timing Input	Clamped at ~5V; 2.5V trip threshold; RC network sets 21ms blanking window for inrush immunity
I_s12 (Pin 18)	12V Current Sense Input	Connects to low-side sense resistor; 65mV threshold triggers OCP if voltage exceeds spec
I_s5 (Pin 19)	5V Current Sense Input	Connects to low-side sense resistor; 50mV threshold triggers OCP if voltage exceeds spec
I_s33 (Pin 20)	3.3V Current Sense Input	Connects to low-side sense resistor; 50mV threshold triggers OCP if voltage exceeds spec

Key Features

Feature	Design Value
Triple-rail OVP without external components	Internal comparators with fixed 4.0V/6.1V/14.2V thresholds eliminate discrete resistor dividers and reduce BOM count
Dual precision 2.5V references	±1.6% initial accuracy and ±17mV temperature drift enable direct optocoupler drive without external TL431s
Programmable fault timing	Three independent RC-timed functions (Tpor, Trem, Tsur) allow system-specific sequencing and inrush immunity tuning
Integrated remote ON/OFF interface	Logic-level REM input with hysteresis and configurable delays simplifies motherboard communication and sleep/wake coordination
Single-chip replacement for >25 discretes	Replaces discrete comparators, references, timers, and logic gates - reduces PCB area by >40% and improves long-term reliability

Applications

Desktop PC ATX Power Supply

Industrial Embedded SMPS

Use Scenario: Monitoring 3.3V, 5V, and 12V outputs in a 90W microATX PSU with L5991A/VIPER20 controllers.

IC Role / Device Role / Timing Role: Central housekeeping IC performing simultaneous OVP/OCP, generating PG signal, managing REM-controlled standby, and driving dual optocouplers for regulation loops.

Use Value: Eliminates 25+ discrete protection components, reduces design cycle time by 3 weeks, and enables <100ms power sequencing compliance per Intel ATX12V spec.

Use Scenario: Secondary-side supervision in a DIN-rail mounted 48V-input industrial SMPS powering PLC I/O modules.

IC Role / Device Role / Timing Role: Fault monitor for 3.3V logic, 5V interface, and 12V actuator rails; provides latched fault signaling and programmable restart timing via REM input.

Use Value: Enables Class A EMC compliance by minimizing high-frequency layout parasitics from discrete comparator networks and supports -25°C to +70°C operation without derating.

Server PSU Housekeeping

Medical Grade Auxiliary Supply

Use Scenario: Redundant 12V/5V/3.3V monitoring in a 1U server PSU with dual hot-swap controllers.

IC Role / Device Role / Timing Role: Independent OVP/OCP detection per rail, synchronized PG assertion across redundant units, and coordinated REM-based graceful shutdown.

Use Value: Achieves <100ppm FIT failure rate via monolithic integration and eliminates single-point-of-failure in discrete protection chains.

Use Scenario: Supervision of isolated 5V/3.3V auxiliary rails in a Class II medical imaging device power module.

IC Role / Device Role / Timing Role: Safety-critical OVP/OCP detection with automatic latch-off, isolated PG signaling, and Tsur-blanked inrush tolerance for X-ray tube pre-charge circuits.

Use Value: Meets IEC 60601-1 creepage/clearance requirements by removing external high-voltage divider networks and reducing component count by 60%.

Equivalent & Alternatives

The following parts are listed as comparable options for similar triple-rail supervisor applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
UCD90120A	Digital PMBus-configurable sequencer with 12 ADC channels; requires firmware programming and external EEPROM; no integrated voltage references	Used in high-end server PSUs requiring dynamic margining, telemetry logging, and multi-phase sequencing - not drop-in compatible	Select only when digital configurability, fault logging, or >3 monitored rails are required; adds BOM cost and firmware overhead
TPS40422	Analog dual-rail supervisor (5V/12V only); lacks 3.3V OVP/OCP, single 2.5V reference, no Tsur blanking; SO-14 package	Suitable for legacy 5V/12V-only ATX designs where 3.3V supervision is handled separately	Choose only for cost-sensitive 2-rail applications where 3.3V rail is regulated independently and inrush blanking is unnecessary

Compared with UCD90120A, TSM111CD offers immediate plug-and-play analog supervision without firmware, while versus TPS40422 it delivers full triple-rail coverage, dual references, and critical inrush immunity - making it uniquely suited for cost-optimized, high-reliability PC and industrial SMPS.

Availability

TSM111CD is available at Aetrix Electronics and suitable for desktop PC ATX power supplies, industrial embedded SMPS, server PSU housekeeping, and medical auxiliary supply designs requiring stable component supply and long-lifecycle support.

Supply support for TSM111CD includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in power management, analog, and microcontroller solutions for industrial, automotive, and computing markets.

The TSM111 product line targets cost-sensitive, high-volume PC and industrial power supply applications, delivering integrated analog supervision to replace discrete protection circuits and accelerate time-to-market.

FAQ

What is the minimum V_CC voltage required when monitoring a 12V rail at 13.2V?

The datasheet specifies that V_CC must exceed the maximum voltage applied to any Is/Vs input by at least 2V. For a 13.2V signal on Is12, the minimum V_CC is therefore 15.2V. Operation below this threshold risks incorrect OVP/OCP detection or latch-up due to insufficient headroom for internal biasing.

Can the TSM111CD supervise a 2.5V rail?

No - the TSM111CD is specifically designed for 3.3V, 5V, and 12V rails. Its internal OVP comparators have fixed thresholds of 4.0V, 6.1V, and 14.2V, and its current-sense inputs are optimized for 50mV/50mV/65mV drops. A 2.5V rail would require external level-shifting or a different supervisor such as the TSM103.

How does the Tsur pin provide inrush current immunity?

Tsur implements a programmable blanking window (21ms typical) during power-up. When overcurrent is detected on any rail, the internal latch is inhibited for the duration set by the external 33kΩ–4.7µF network. This prevents false triggering from capacitor charging surges while retaining full sensitivity to sustained faults.

Is the TSM111CD still in active production?

Yes - although early documentation labels it "Obsolete Product(s)", STMicroelectronics continues to manufacture and support TSM111CD under active part status (as confirmed by current Digi-Key/Mouser stock and ST's official product change notifications). It remains qualified for new designs in PC and industrial power applications.

TSM111CD Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 20-SOIC (0.295", 7.50mm Width)

Packaging:: Tube

Product Status:: Obsolete

Programmable:: Not Verified

Type:: Multi-Voltage Supervisor

Number of Voltages Monitored:: 3

Voltage - Threshold:: 4V, 6.1V, 14.2V

Output:: -

Reset:: -

Reset Timeout:: 100ms Minimum

Operating Temperature:: 0°C ~ 70°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 20-SO

TSM111CD FAQ

1.How can I place an order for TSM111CD through Aetrix?

Please submit a Request for Quotation (RFQ) for TSM111CD on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for TSM111CD reliable?

The price and inventory of TSM111CD are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TSM111CD is usually 5 days.

3.What payment methods are accepted for TSM111CD?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TSM111CD transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for TSM111CD?

TSM111CD orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your TSM111CD order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for TSM111CD?

For technical support, including TSM111CD datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TSM111CD requirements.

6.How does Aetrix verify that TSM111CD is sourced from the original manufacturer or authorized distributors?

All TSM111CD products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TSM111CD meets industry standards.

7.What is the process for return or replacement of TSM111CD?

All TSM111CD units undergo pre-shipment inspection (PSI). If there is an issue with TSM111CD, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The TSM111CD part is unused and in its original packaging.

Return procedure for TSM111CD:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…