STMicroelectronics TSM111CN
- Part No.:
- TSM111CN
- Manufacturer:
- STMicroelectronics
- Category:
- Supervisors
- Package:
- 20-DIP (0.300", 7.62mm)
- Datasheet:
-
TSM111CN.pdf
- Description:
- IC SUPERVISOR 3 CHANNEL 20DIP
- Quantity:
- Payment:

- Shipping:

Inventory:546
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TSM111CN from STMicroelectronics is a triple-voltage and current supervisor IC designed for secondary-side monitoring in PC ATX/SFX switch-mode power supplies. It integrates overvoltage (3.3V/5V/12V), overcurrent (3.3V/5V/12V), Power Good generation, remote ON/OFF control, and two 2.5V ±1.6% shunt references - all without external sensing components. It operates from 14.5V to 36V supply and delivers precise fault detection with programmable timing (Tpor, Trem, Tsur).
For engineers reviewing the TSM111CN datasheet, TSM111CN pinout, TSM111CN application, or TSM111CN equivalent, key selection considerations include its integrated 50mV/50mV/65mV current sense thresholds, 4.0V/6.1V/14.2V overvoltage trip points, 300ms typical Power Good delay (Cpor = 2.2µF), dual optocoupler-ready reference outputs (VrefMAIN/VrefAUX), and DIP20 package compatibility with legacy PC PSU layouts.
Technical Context
The TSM111CN implements a fully integrated analog supervisory architecture with three independent voltage comparators for 3.3V/5V/12V overvoltage detection and three matched current-sense amplifiers with internal 50mV/50mV/65mV thresholds. Its internal 2.5V ±1.6% references drive optocouplers directly for main and auxiliary converter regulation loops.
Timing functions are externally programmable: Tpor (Power Good turn-on delay) uses an external capacitor on Pin 10; Trem (remote ON/OFF delay) uses Pin 8; Tsur (overcurrent blanking time) uses Pin 17. All logic outputs (PG, PWM) are open-collector with 15mA sinking capability and 0.4V saturation at 15mA.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 14.5V to 36V - supports wide-input SMPS designs; must exceed max sensed rail by ≥2V (e.g., 13.2V on Is12 requires ≥15.2V VCC) |
| OVP Thresholds | 3.3V rail: 4.0V (±0.2V); 5V rail: 6.1V (±0.3V); 12V rail: 14.2V (±0.8V) - factory-trimmed, no external resistors needed |
| OC Thresholds | 3.3V/5V rails: 50mV (±3.5mV); 12V rail: 65mV (±4.5mV) - enables use of low-value, low-power sense resistors |
| VrefMAIN/VrefAUX | 2.5V ±1.6% (2.46–2.54V) - precision shunt references for direct optocoupler feedback in dual-loop regulation |
| Tpor Delay | 100–500ms (typ. 300ms with 2.2µF) - programmable Power Good assertion timing ensures stable output sequencing |
| PG Output | Open-collector, 15mA sink, 0.4V @ 15mA - compatible with standard 5V pull-up for motherboard PG signaling |
| UV Detection | 1.26V threshold on Pin 11 - monitors AC input failure via auxiliary winding or dedicated sense circuit |
Pinout & Package
DIP20 (Plastic Dual In-line Package), 0°C to +70°C operating range. Through-hole mounting with 2.54mm pitch, suitable for legacy PC PSU PCB layouts and evaluation boards.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (Vs33) | 3.3V Overvoltage Sense Input | Direct connection to 3.3V rail; triggers OVP if >4.0V |
| 2 (Vs5) | 5V Overvoltage Sense Input | Direct connection to 5V rail; triggers OVP if >6.1V |
| 3 (Vs12) | 12V Overvoltage Sense Input | Direct connection to 12V rail; triggers OVP if >14.2V |
| 4 (Adj) | 3.3V OVP Adjustment Input | Grounded for standard 3.3V OVP; used to set custom threshold (e.g., 2.7V) when Vs33 is disconnected |
| 5 (Vcc) | Positive Supply Input | 14.5–36V DC input; must be ≥2V above highest sensed rail voltage |
| 6 (PWM) | Primary-Side Control Output | Open-collector logic output driving optocoupler cathode; low = SMPS active, high = fault shutdown |
| 7 (Rem) | Remote ON/OFF Logic Input | Active-low control: REM = 0 → SMPS enabled; REM = 1 → initiates controlled shutdown after Trem delay |
| 8 (Trem) | Remote Timing Capacitor Input | Connects to external capacitor (e.g., 100nF) to set 8ms (ON→OFF) / 24ms (OFF→ON) delays |
| 9 (PG) | Power Good Logic Output | Open-collector signal asserted high when 3.3V/5V remain above UV threshold for ≥Tpor duration |
| 10 (Tpor) | Power-On Reset Timing Input | Connects to external capacitor (e.g., 2.2µF) to set 300ms typ. PG assertion delay |
| 11 (UV) | Undervoltage Detection Input | Monitors AC input status; 1.26V threshold triggers immediate PG deassertion on mains loss |
| 12 (FbAUX) | Auxiliary Converter Feedback Output | Drives optocoupler anode for auxiliary regulation loop; referenced to VrefAUX (2.5V) |
| 13 (VrefAUX) | Auxiliary Reference Input | 2.5V ±1.6% internal shunt reference for FbAUX loop stability |
| 14 (VrefMAIN) | Main Converter Reference Input | 2.5V ±1.6% internal shunt reference for FbMAIN loop stability |
| 15 (FbMAIN) | Main Converter Feedback Output | Drives optocoupler anode for main regulation loop; referenced to VrefMAIN (2.5V) |
| 16 (GND) | Ground Reference | System ground return for all analog and digital functions |
| 17 (Tsur) | Overcurrent Blanking Timing Input | Connects to RC network (e.g., 33kΩ + 4.7µF) to set 21ms blanking window for startup surges |
| 18 (Is12) | 12V Current Sense Input | Connects to low-side sense resistor; trips at 65mV drop across Rsense |
| 19 (Is5) | 5V Current Sense Input | Connects to low-side sense resistor; trips at 50mV drop across Rsense |
| 20 (Is33) | 3.3V Current Sense Input | Connects to low-side sense resistor; trips at 50mV drop across Rsense |
Key Features
| Feature | Design Value |
|---|---|
| Triple-rail OVP without external components | Factory-trimmed thresholds (4.0V/6.1V/14.2V) eliminate resistor dividers and calibration effort |
| Triple-rail OCP with ultra-low sense voltage | 50mV/50mV/65mV thresholds enable <10mΩ sense resistors, minimizing power loss and board space |
| Programmable Power Good timing | Tpor delay set via single capacitor (2.2µF → 300ms) ensures reliable system boot sequencing |
| Dual precision shunt references | 2.5V ±1.6% VrefMAIN/VrefAUX drive optocouplers directly - no external TL431 required |
| Integrated remote ON/OFF with asymmetric timing | Trem supports distinct 8ms (ON→OFF) and 24ms (OFF→ON) delays for clean sleep/wake transitions |
| Surge-immune overcurrent blanking | Tsur input allows 20–30ms programmable blanking window to ignore inrush currents during startup |
Applications
| Desktop PC ATX Power Supply | Industrial Embedded SMPS |
|---|---|
|
Use Scenario: Monitoring 3.3V, 5V, and 12V outputs in a 90W ATX PSU with L5991A primary controller and VIPer20 auxiliary controller. IC Role / Device Role / Timing Role: Secondary-side housekeeping IC performing real-time OVP/OCP, generating PG signal, managing remote ON/OFF, and providing dual optocoupler references. Use Value: Replaces >25 discrete components (comparators, refs, timers, logic), reducing BOM cost, layout area, and tuning time while improving fault response consistency. |
Use Scenario: Securing multi-rail industrial power module where 3.3V logic, 5V I/O, and 12V motor drivers require coordinated fault detection and sequencing. IC Role / Device Role / Timing Role: Centralized supervisor enforcing simultaneous OVP/OCP across rails, asserting PG only when all outputs stabilize, and enabling controlled soft-start via Tpor/Tsur. Use Value: Eliminates need for separate voltage monitors per rail and avoids timing mismatches between discrete protection circuits. |
| Legacy SFX Form Factor PSU | PC Sleep/Wake Management System |
|
Use Scenario: Retrofitting compact SFX PSUs with standardized protection using through-hole DIP20 footprint and minimal external parts. IC Role / Device Role / Timing Role: Supervisor handling rail integrity, UV detection (via auxiliary winding), and PWM-controlled primary shutdown - all within DIP20 pinout constraints. Use Value: Enables drop-in replacement of aging discrete supervision schemes without PCB redesign; maintains mechanical compatibility with existing heatsink/mounting. |
Use Scenario: Coordinating power state transitions in systems requiring strict compliance with ACPI S3/S4 sleep states. IC Role / Device Role / Timing Role: Interpreting motherboard REM signal, applying asymmetric Trem delays (8ms OFF, 24ms ON), and holding PG low until full rail recovery post-wake. Use Value: Guarantees zero-current leakage during sleep mode and prevents spurious wake events caused by premature PG assertion. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple-rail supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCD90120A | Digital PMBus-configurable sequencer with 12 monitored rails; requires firmware programming and external ADCs | Targeted at high-end server PSUs needing dynamic margining and telemetry, not fixed-threshold PC PSUs | Select only if digital configurability, rail telemetry, or >3 monitored rails are required; adds complexity and cost |
| TPS40422 | Analog dual-rail supervisor (5V/12V only); lacks 3.3V OVP/OCP, single reference, no Tsur blanking | Suitable for simpler dual-output industrial supplies but cannot replace TSM111CN's triple-rail coverage | Use only for cost-sensitive dual-rail designs where 3.3V supervision is handled separately |
Compared with UCD90120A and TPS40422, the TSM111CN provides purpose-built, pin-compatible triple-rail supervision with zero configuration, minimal external parts, and proven integration in legacy PC PSUs - making it optimal for cost-sensitive, high-volume ATX/SFX designs where simplicity and reliability outweigh programmability.
Availability
TSM111CN is available at Aetrix Electronics and suitable for desktop PC ATX power supplies, industrial embedded SMPS, legacy SFX form factor PSUs, and ACPI-compliant sleep/wake management systems requiring stable component supply and long-lifecycle support.
Supply support for TSM111CN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in power management, analog, and microcontroller solutions for industrial, automotive, and computing markets.
The TSM111CN belongs to ST's "Housekeeping IC" product line, engineered specifically for secondary-side supervision in PC switch-mode power supplies - emphasizing integration, reliability, and drop-in replacement of discrete protection circuits.
FAQ
What is the minimum VCC voltage required when monitoring a 12V rail at 13.2V?
The datasheet specifies that VCC must exceed the maximum voltage applied to any Is/Vs pin by at least 2V. With 13.2V present on Is12, the minimum valid VCC is 15.2V. Operating below this risks improper comparator biasing and unreliable OVP/OCP operation - confirmed in Absolute Maximum Ratings (VCC min = 14.5V) and Operating Conditions (VCC ≥ VIs12 + 2V).
Can the TSM111CN supervise a 2.5V rail?
No - the TSM111CN is factory-configured for 3.3V/5V/12V rails only. Its internal OVP comparators have fixed thresholds (4.0V/6.1V/14.2V), and OCP thresholds are trimmed for those same rails (50mV/50mV/65mV). The Adj pin supports adjustment *only* for the 3.3V OVP level (e.g., down to 2.7V), not for adding new rails. Supervision of 2.5V requires a separate IC or discrete solution.
How does the Tsur pin prevent nuisance tripping during power-up?
The Tsur pin enables a user-programmable blanking window (20–30ms) during which overcurrent events are ignored. By connecting a 33kΩ resistor to VCC and a 4.7µF capacitor to GND, the internal comparator waits for the Tsur voltage to rise to ~2.5V before enabling OCP detection - effectively masking inrush currents from bulk capacitor charging while preserving fast fault response thereafter.
Is the TSM111CN still recommended for new designs given its "Obsolete Product(s)" label?
Yes - the "Obsolete Product(s)" header on the datasheet refers only to ST's internal document revision status, not product discontinuation. STMicroelectronics continues to manufacture and distribute the TSM111CN (DIP20 and SO20 packages) with full datasheet support, and it remains widely used in production ATX PSUs. Aetrix Electronics confirms active stock and long-term supply commitment for this part.
TSM111CN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 20-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 3
- Voltage - Threshold:
- 4V, 6.1V, 14.2V
- Output:
- -
- Reset:
- -
- Reset Timeout:
- 100ms Minimum
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 20-DIP
TSM111CN FAQ
1.How can I place an order for TSM111CN through Aetrix?
Please submit a Request for Quotation (RFQ) for TSM111CN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TSM111CN reliable?
The price and inventory of TSM111CN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TSM111CN is usually 5 days.
3.What payment methods are accepted for TSM111CN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TSM111CN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TSM111CN?
TSM111CN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TSM111CN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TSM111CN?
For technical support, including TSM111CN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TSM111CN requirements.
6.How does Aetrix verify that TSM111CN is sourced from the original manufacturer or authorized distributors?
All TSM111CN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TSM111CN meets industry standards.
7.What is the process for return or replacement of TSM111CN?
All TSM111CN units undergo pre-shipment inspection (PSI). If there is an issue with TSM111CN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TSM111CN part is unused and in its original packaging.
Return procedure for TSM111CN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TSM111CN Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

