My Inquiry
My Account
Silicon Labs TSM973CUA+T
- Part No.:
- TSM973CUA+T
- Manufacturer:
- Silicon Labs
- Category:
- Comparators
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
TSM973CUA+T.pdf
- Description:
- IC COMPARATOR 2 W/VOLT REF 8MSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,074
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TSM973CUA+T from Silicon Laboratories is a dual-channel micropower comparator with integrated 1.182V ±1% reference, open-drain outputs, and adjustable hysteresis-designed for ultra-low-quiescent-current (6μA max over temperature) battery-powered threshold detection in single-supply +2.5V to +11V or dual-supply ±1.25V to ±5.5V systems.
For engineers reviewing the TSM973CUA+T datasheet, TSM973CUA+T pinout, TSM973CUA+T application, or TSM973CUA+T equivalent, this page delivers verified electrical specs, package mapping, real-world use cases, and validated alternative parts for window comparators, level translators, and low-power oscillator circuits.
Technical Context
The TSM973CUA+T implements two independent rail-to-rail input comparators sharing a precision internal reference and a dedicated HYST pin for externally programmable hysteresis via two resistors. Its open-drain outputs sink current to V−, enabling wired-OR logic and level shifting without external pull-ups on the output side when used in dual-supply configurations.
It operates across −40°C to +85°C (E-grade), supports input common-mode range from V− to (V+ − 1.3V), and achieves 12μs propagation delay at 10mV overdrive with <±10mV input offset voltage and <5nA input leakage-enabling stable operation near supply rails in energy-constrained sensing nodes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | +2.5V to +11V (single) or ±1.25V to ±5.5V (dual)-supports direct integration into 3V/5V microcontroller systems and industrial bipolar supplies. |
| Quiescent Current | 6μA maximum over −40°C to +85°C-enables multi-year battery life in always-on monitoring applications. |
| Reference Voltage | 1.182V ±1% (0°C to +70°C), ±2% (−40°C to +85°C)-provides stable trip-point generation without external voltage references. |
| Propagation Delay | 12μs at 10mV overdrive-ensures timely response in fast-acting undervoltage/overvoltage protection circuits. |
| Input Offset Voltage | ±10mV max-minimizes false triggering in precision threshold detection with small signal margins. |
| Hysteresis Support | Adjustable via HYST pin (REF to REF−50mV)-allows user-defined 0–100mV hysteresis band to suppress noise-induced oscillation. |
| Output Type | Open-drain, sinks to V−-enables flexible interface with TTL/CMOS logic, I²C bus, or multiple comparators in wired-OR configuration. |
Pinout & Package
Package: 8-pin MSOP (3.0mm × 3.0mm, 0.65mm pitch), RoHS-compliant, JEDEC MO-187 variant. Pin 1 marked with dot; pin 1–4 on top row left-to-right, pin 5–8 on bottom row right-to-left.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | GND | Ground reference; tied to V− in single-supply mode; enables dual-supply operation when V− is below GND. |
| 2 | V− | Negative supply input; sets reference for REF and output sink node; must be ≤ V+ − 11V. |
| 3 | INA+ | Comparator A noninverting input; accepts signals from V− to (V+ − 1.3V); high-impedance (>10¹²Ω). |
| 4 | INA− | Comparator A inverting input; identical voltage range and impedance as INA+. |
| 5 | HYST | Hysteresis control input; accepts 1.132V–1.182V; sets trip-point separation via resistor divider from REF. |
| 6 | REF | 1.182V reference output referenced to V−; sources/sinks up to 25μA/15μA; not bypassed. |
| 7 | V+ | Positive supply input; supports up to +11V; powers internal reference and comparator core. |
| 8 | OUTA | Comparator A open-drain output; sinks current to V−; requires external pull-up for logic-high assertion. |
Key Features
| Feature | Design Value |
|---|---|
| Dual comparator + reference in one 8-pin MSOP | Reduces BOM count and PCB area vs. discrete reference + dual-comparator solutions; eliminates layout-sensitive external reference routing. |
| Adjustable hysteresis via HYST pin | Enables precise, resistor-programmable hysteresis (0–100mV) without feedback loops or additional op-amps-critical for stable window detection. |
| Rail-to-rail input with V−-referenced REF | Allows direct sensing of signals near ground or negative rails while maintaining accurate reference-based thresholds. |
| 6μA max supply current over full temperature | Supports >10-year battery life in coin-cell–powered IoT sensors and portable medical devices operating at 3V. |
| Open-drain outputs sinking to V− | Permits level translation between disparate supply domains (e.g., 5V comparator driving 3.3V MCU GPIO) and robust wired-OR alarm aggregation. |
Applications
| Threshold Detector | Window Comparator |
|---|---|
|
Use Scenario: Monitoring Li-ion battery voltage to trigger undervoltage lockout at 3.0V and overvoltage cutoff at 4.3V. IC Role / Device Role / Timing Role: Dual comparator compares battery voltage against scaled reference thresholds; hysteresis prevents chatter during charge/discharge transitions. Use Value: Eliminates need for external voltage dividers with precision resistors and separate reference IC-reducing component count by ≥4 and improving long-term drift stability. |
Use Scenario: Validating regulated 5V power supply within ±5% tolerance (4.75V–5.25V) before enabling downstream FPGA. IC Role / Device Role / Timing Role: TSM973CUA+T implements high- and low-threshold comparators with shared REF and matched hysteresis; outputs OR'd to generate POWER_GOOD. Use Value: Achieves sub-10μs response to supply faults while consuming <6μA-enabling immediate shutdown without software intervention or extra supervisor IC. |
| Level Translator | Oscillator Circuit |
|
Use Scenario: Converting ±5V analog sensor output to 0–3.3V logic-compatible signal for ADC input in mixed-signal data acquisition. IC Role / Device Role / Timing Role: Comparator acts as rail-to-rail input buffer with REF-biased threshold; open-drain output pulled to 3.3V. Use Value: Provides galvanic isolation-free level shift with <12μs delay and no static power penalty-superior to resistor-divider + buffer approaches in low-power modes. |
Use Scenario: Building relaxation oscillator for LED blink timing in wearable device with 3V coin cell. IC Role / Device Role / Timing Role: One comparator charges capacitor via REF; second comparator discharges it at fixed threshold-hysteresis defines frequency stability. Use Value: Enables oscillator frequency tuning from 1Hz–10kHz using only two external capacitors and one resistor-no crystal, inductor, or high-current driver required. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual comparator with reference applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX973ESA+ | Pin-compatible, same 1.182V ±1% reference, 6μA max IQ, but rated only for −40°C to +85°C (no C-grade option); slightly higher input offset (±15mV). | Valid drop-in replacement where extended temperature qualification is not required; identical window detector and battery monitor use cases. | Select MAX973ESA+ if sourcing from legacy Maxim inventory or requiring cross-manufacturer second-source assurance without layout change. |
| TSM982CUA+T | Same 8-pin MSOP package and pinout; includes 1.182V ±2% reference and adjustable hysteresis, but draws 6μA max (same spec) and lacks separate GND pin-outputs sink to V− only. | Suitable for dual-supply systems where GND pin is unused; less ideal for single-supply TTL interfacing due to missing GND-referenced output capability. | Choose TSM982CUA+T when ±2% reference accuracy is acceptable and system design already routes V− as logic ground-reducing validation effort. |
Compared with TSM973CUA+T, MAX973ESA+ offers identical functionality with minor offset trade-off and no C-grade option, while TSM982CUA+T provides same footprint and hysteresis but relaxed reference accuracy and no GND pin-making TSM973CUA+T optimal for precision single-supply battery monitors requiring guaranteed 1% reference stability.
Availability
TSM973CUA+T is available at Aetrix Electronics and suitable for battery-powered systems, industrial sensor nodes, and portable medical devices requiring stable component supply with guaranteed long-term availability and traceable lot-level documentation.
Supply support for TSM973CUA+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Silicon Laboratories is a fabless semiconductor company specializing in low-power, mixed-signal ICs for timing, wireless, and sensing applications-with leadership in energy-efficient analog and digital integration.
The TSM973CUA+T belongs to Silicon Labs' TSM97x micropower comparator family, engineered specifically for ultra-low-IQ threshold detection in space- and power-constrained edge devices-prioritizing quiescent current, reference accuracy, and ease of hysteresis implementation.
FAQ
What is the operating temperature range for the TSM973CUA+T?
The TSM973CUA+T is specified for −40°C to +85°C (industrial grade). This rating is confirmed in the "PACKAGE/ORDERING INFORMATION" table on Page 2 of the datasheet, where "TSM973E" denotes the extended temperature version, and the "+T" suffix indicates tape-and-reel packaging of that E-grade part. The C-grade (0°C to +70°C) variant is TSM973CUA+, not TSM973CUA+T.
Does the TSM973CUA+T have a dedicated ground pin separate from V−?
Yes-the TSM973CUA+T includes Pin 1 labeled "GND", which is electrically distinct from Pin 2 "V−". As documented on Page 10 ("PIN FUNCTIONS"), GND connects to V− in single-supply operation but enables true dual-supply use (e.g., ±2.5V) when V− is biased below GND. This differs from TSM972/TSM982, which omit the GND pin.
Can the internal reference of the TSM973CUA+T be used to bias external circuitry?
Yes-the REF pin (Pin 6) of the TSM973CUA+T can source up to 25μA and sink up to 15μA while maintaining ±1% accuracy over temperature. Per Page 5's "REFERENCE" section and Page 12's "Voltage Reference" description, it is intended for direct connection to external resistor dividers (e.g., for window detector thresholds) without buffering, provided load current stays within those limits.
How is hysteresis implemented on the TSM973CUA+T?
Hysteresis on the TSM973CUA+T is implemented via the HYST pin (Pin 5), which accepts a voltage between REF and (REF − 50mV). As detailed on Page 13, connecting two resistors-one from REF to HYST, another from HYST to V−-creates positive feedback that shifts trip points. The resulting hysteresis band is twice the voltage difference between REF and HYST, up to 100mV maximum.
Is the TSM973CUA+T pin-compatible with the MAX973?
Yes-the TSM973CUA+T is explicitly designed as an alternate source for the MAX973, as stated in the "FEATURES" section on Page 1. Both share identical 8-pin MSOP/SOIC footprints, pin functions (including GND, V−, INA+/INA−, HYST, REF, V+, OUTA/OUTB), electrical specs (6μA IQ, 1.182V ±1% REF), and absolute maximum ratings-enabling direct replacement without PCB modification.
TSM973CUA+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Silicon Labs
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Series:
- TSM97x
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- with Voltage Reference
- Number of Elements:
- 2
- Output Type:
- Open-Drain
- Voltage - Supply, Single/Dual (±):
- 2.5V ~ 11V, ±1.25V ~ 5.5V
- :
- 10mV @ 2.5V
- Voltage - Input Offset (Max):
- 0.005µA @ 2.5V
- Current - Input Bias (Max):
- 40mA
- Current - Output (Typ):
- 6µA
- Current - Quiescent (Max):
- 67dB CMRR, 67dB PSRR
- CMRR, PSRR (Typ):
- 12µs
- Propagation Delay (Max):
- 50mV
- Hysteresis:
- 0°C ~ 70°C
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- Surface Mount
- :
- 8-MSOP
TSM973CUA+T FAQ
1.How can I place an order for TSM973CUA+T through Aetrix?
Please submit a Request for Quotation (RFQ) for TSM973CUA+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TSM973CUA+T reliable?
The price and inventory of TSM973CUA+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TSM973CUA+T is usually 5 days.
3.What payment methods are accepted for TSM973CUA+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TSM973CUA+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TSM973CUA+T?
TSM973CUA+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TSM973CUA+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TSM973CUA+T?
For technical support, including TSM973CUA+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TSM973CUA+T requirements.
6.How does Aetrix verify that TSM973CUA+T is sourced from the original manufacturer or authorized distributors?
All TSM973CUA+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TSM973CUA+T meets industry standards.
7.What is the process for return or replacement of TSM973CUA+T?
All TSM973CUA+T units undergo pre-shipment inspection (PSI). If there is an issue with TSM973CUA+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TSM973CUA+T part is unused and in its original packaging.
Return procedure for TSM973CUA+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TSM973CUA+T Tags
-
LM2903DR
Texas Instruments
-
LM339DR
Texas Instruments
-
LM339PWR
Texas Instruments
-
LM393DT
STMicroelectronics
-
LM2901PWR
Texas Instruments
-
LM2903DT
STMicroelectronics
-
LM393DR
Texas Instruments
-
LM239DR
Texas Instruments
-
LM339APWR
Texas Instruments
-
LM2903P
Texas Instruments
-
LM393ADR
Texas Instruments
-
NCX2200GMAZ
NXP Semiconductors
Tech Hub
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
