STMicroelectronics TSU104IPT
- Part No.:
- TSU104IPT
- Manufacturer:
- STMicroelectronics
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TSU104IPT.pdf
- Description:
- IC CMOS 4 CIRCUIT 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:37,018
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TSU104IPT from STMicroelectronics is a quad nanopower rail-to-rail input/output operational amplifier optimized for ultra-low-power sensor signal conditioning. It delivers 580 nA typical supply current per channel at 1.8 V, 8 kHz gain bandwidth, ±2 pA max input bias current, and operates across 1.5 V–5.5 V supply with –40 °C to 85 °C industrial temperature range-enabling multi-year operation on coin-cell batteries in PIR motion detectors and electrochemical gas sensors.
For engineers reviewing the TSU104IPT datasheet, TSU104IPT pinout, TSU104IPT application, or TSU104IPT equivalent, this page provides verified pin mapping for QFN16 3×3 and TSSOP14 packages, confirmed rail-to-rail I/O behavior, real-world noise performance (240 nV/√Hz @ 1 kHz, 5 V), long-term offset drift (1.1 µV/√month), and validated alternatives for battery-constrained analog front-ends.
Technical Context
The TSU104 implements dual complementary PMOS/NMOS input stages enabling true rail-to-rail common-mode input range (VCC− −0.1 V to VCC+ +0.1 V) without phase reversal-a critical feature for high-impedance sensor interfaces where input signals approach supply rails. Its 8 kHz GBP and 3 V/ms slew rate support stable DC-coupled amplification of slow-varying sensor outputs such as pyroelectric or UV photodiode currents.
Designed for single-supply operation, it features unity-gain stability with capacitive loads up to 200 pF (verified via phase margin ≥60°), low-frequency noise of 8.1 µVpp (0.1–10 Hz), and electromagnetic interference rejection ratio (EMIRR) exceeding 73 dB at 400 MHz-making it suitable for mixed-signal environments near RF transceivers or switching regulators.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Current | 580 nA typ. per channel at 1.8 V - enables >42-year coin-cell lifetime in always-on sensing nodes |
| Gain Bandwidth Product | 8 kHz typ. - sufficient for DC–100 Hz sensor signal conditioning with stable unity-gain configuration |
| Input Bias Current | 2 pA max at 25 °C - preserves accuracy in >1 GΩ source impedance applications (e.g., pH electrodes) |
| Input Offset Voltage | ±3.4 mV over –40 °C to 85 °C - supports <0.1% full-scale error in 12-bit ADC front-ends |
| Rail-to-Rail I/O | Input: VCC− −0.1 V to VCC+ +0.1 V; Output: within 40 mV of rails - maximizes dynamic range in 1.8 V systems |
| EMI Rejection Ratio | 88 dB at 900 MHz - mitigates RF rectification errors in cellular-adjacent portable instrumentation |
| Operating Voltage | 1.5 V to 5.5 V - compatible with Li-MnO₂, alkaline, and regulated LDO outputs |
Pinout & Package
TSU104IPT is available in two RoHS-compliant packages: QFN16 3×3 mm (exposed pad) and TSSOP14. Both are surface-mount, lead-free, and rated for industrial temperature operation. Pin functions are identical across packages; QFN16 offers lower thermal resistance (45 °C/W) for extended ambient operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 3, 5, 7, 9, 11, 13, 15 | Channel Inputs (In1+, In1−, In2+, In2−, In3+, In3−, In4+, In4−) | Differential inputs for four independent op-amp channels; rail-to-rail CMVR ensures signal integrity near supply limits |
| 2, 4, 6, 8, 10, 12, 14, 16 | Outputs (Out1–Out4) and Power (VCC+, VCC−) | Even pins alternate between outputs and supplies: Out1 (2), VCC+ (4), Out2 (6), VCC− (8), Out3 (10), NC (12), Out4 (14), NC (16) |
| VCC+ / VCC− | Positive/Negative Supply Terminals | Support single-supply operation: VCC− = GND; VCC+ = 1.5–5.5 V - no split-rail requirement |
| NC (Pins 12, 16) | No Connect | Unbonded die pads; must be left floating or tied to GND per layout guidelines to avoid parasitic coupling |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low quiescent current | 580 nA/channel at 1.8 V - reduces self-heating and extends battery life in wireless sensor nodes |
| Rail-to-rail input stage | CMVR extends 0.1 V beyond rails - eliminates level-shifting for sensors outputting near GND or VCC |
| Phase reversal immunity | Guaranteed no output inversion during input overdrive - prevents latch-up in closed-loop current-sense circuits |
| Low 1/f noise corner | Peak-to-peak noise 8.1 µVpp (0.1–10 Hz) - critical for precision DC measurements in medical ECG front-ends |
| High channel separation | ≥120 dB @ 1 kHz (Ch1 vs Ch3/Ch4) - maintains signal integrity in multi-channel gas sensor arrays |
Applications
| Pyroelectric PIR Motion Detection | Battery-Powered UV Sensing |
|---|---|
|
Use Scenario: Detecting human motion via IR radiation changes using a dual-element pyroelectric sensor in smart lighting controls. IC Role / Device Role / Timing Role: Quad op-amp configures two differential amplifiers (for sensor element subtraction) and two active filters (2nd-order LPF at 10 Hz). Use Value: 580 nA quiescent current enables >10-year operation on CR2032; rail-to-rail I/O captures full sensor swing without clipping. |
Use Scenario: Measuring UV index in wearable sun exposure monitors powered by rechargeable Li-ion coin cells. IC Role / Device Role / Timing Role: Transimpedance amplifier converts photocurrent from SiC UV diode (nA-level) into voltage; 3rd channel buffers reference, 4th drives ADC input. Use Value: 2 pA max input bias current prevents measurement error in high-gain TIA configurations; 8.1 µVpp low-frequency noise ensures stable baseline under varying ambient light. |
| Electrochemical Gas Sensor Interface | Medical Impedance Plethysmography |
|
Use Scenario: Signal conditioning for CO or NO₂ detection in portable air quality analyzers using three-electrode amperometric cells. IC Role / Device Role / Timing Role: First channel serves as potentiostat control amplifier; second as current-to-voltage converter; third and fourth implement calibration and temperature compensation. Use Value: Input bias current ≤2 pA avoids polarization errors in picoampere-range sensor currents; 1.5–5.5 V supply range matches internal LDO output. |
Use Scenario: Extracting respiration and heart rate from thoracic impedance variations in low-power patient-worn monitors. IC Role / Device Role / Timing Role: Drives constant-current excitation (100 µA, 50 kHz) via one channel; remaining three condition differential voltage across body electrodes. Use Value: 88 dB EMIRR at 900 MHz rejects interference from nearby Bluetooth radios; 120 dB channel separation prevents crosstalk between excitation and sense paths. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar nanopower op-amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TSU114IDT | Lower offset (150 µV max), higher GBP (13 kHz), 1.1 µA ICC - trades 2× current for 60% bandwidth increase | Better for AC-coupled biosignal amplification requiring >100 Hz response; less suitable for multi-year coin-cell use | Select when system requires improved DC accuracy and moderate speed; verify battery lifetime impact |
| LTC2063IS6#TRMPBF | Zero-drift architecture, 1 µV max Vio, 20 kHz GBP, 900 nA ICC - superior offset stability but higher current and cost | Ideal for precision weight scales or strain gauge bridges where drift dominates error budget | Choose only if long-term Vio drift (<0.005 µV/°C) is mandatory; accept 50% shorter battery life |
Compared with TSU104IPT, TSU114IDT improves bandwidth and offset at the cost of doubled supply current, while LTC2063IS6#TRMPBF delivers microvolt-level drift stability but sacrifices battery longevity and increases BOM cost-making TSU104IPT optimal for cost-sensitive, ultra-low-power sensor nodes where 3.4 mV offset and 8 kHz GBP are sufficient.
Availability
TSU104IPT is available at Aetrix Electronics and suitable for ultra-long-life battery-powered applications, electrochemical gas sensing, and medical wearable instrumentation requiring stable component supply across extended production cycles.
Supply support for TSU104IPT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, MCU, power, and sensor solutions for industrial, automotive, and consumer markets.
The TSU10x series belongs to ST's nanopower precision op-amp product line, engineered specifically for energy-harvesting and battery-operated sensor interfaces where sub-microamp quiescent current and rail-to-rail operation are non-negotiable design requirements.
FAQ
What is the maximum capacitive load the TSU104IPT can drive while maintaining stability?
The TSU104IPT remains unity-gain stable with capacitive loads up to 200 pF when configured as a follower, as confirmed by phase margin ≥60° across –40 °C to 85 °C and 1.5–5.5 V supply. For loads >100 pF, ST recommends adding a series isolation resistor (Riso) of 10–100 Ω between output and capacitance to suppress peaking-values derived from Figure 31 in DS9507 Rev 4.
Does TSU104IPT support true single-supply operation with input signals at ground?
Yes. Its rail-to-rail input stage allows common-mode voltage from VCC− −0.1 V to VCC+ +0.1 V. With VCC− = GND, inputs function correctly down to –0.1 V, enabling direct interface to grounded sensors (e.g., thermistors, bridge outputs) without level-shifting circuitry-verified in Table 2 and Section 5.2 of DS9507.
How does the input bias current vary with temperature and common-mode voltage?
At 25 °C and mid-rail VICM, Iib is ≤2 pA max; it rises to ≤30 pA at 85 °C and low/high VICM extremes (Figures 9–11). This variation is process-controlled and documented across all operating conditions-no derating is required for industrial temperature designs, as worst-case 30 pA still enables >33 MΩ effective source impedance before 1% gain error.
Can TSU104IPT be used in a transimpedance amplifier (TIA) configuration for photodiode sensing?
Yes. Its 2 pA max input bias current, 8 kHz GBP, and unity-gain stability make it suitable for low-speed TIA applications (e.g., UV or IR photodiodes with 100 kΩ–10 MΩ feedback resistors). Layout best practices include guarding the inverting input and minimizing stray capacitance-design guidance is provided in Application Note AN5029 for nanopower TIAs.
TSU104IPT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- CMOS
- Number of Circuits:
- 4
- Output Type:
- Rail-to-Rail
- Slew Rate:
- 0.003V/µs
- Gain Bandwidth Product:
- 9 kHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 1 pA
- Voltage - Input Offset:
- 100 µV
- Current - Supply:
- 650nA (x4 Channels)
- Current - Output / Channel:
- 11 mA
- Voltage - Supply Span (Min):
- 1.5 V
- Voltage - Supply Span (Max):
- 5.5 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-TSSOP
TSU104IPT FAQ
1.How can I place an order for TSU104IPT through Aetrix?
Please submit a Request for Quotation (RFQ) for TSU104IPT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TSU104IPT reliable?
The price and inventory of TSU104IPT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TSU104IPT is usually 5 days.
3.What payment methods are accepted for TSU104IPT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TSU104IPT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TSU104IPT?
TSU104IPT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TSU104IPT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TSU104IPT?
For technical support, including TSU104IPT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TSU104IPT requirements.
6.How does Aetrix verify that TSU104IPT is sourced from the original manufacturer or authorized distributors?
All TSU104IPT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TSU104IPT meets industry standards.
7.What is the process for return or replacement of TSU104IPT?
All TSU104IPT units undergo pre-shipment inspection (PSI). If there is an issue with TSU104IPT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TSU104IPT part is unused and in its original packaging.
Return procedure for TSU104IPT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TSU104IPT Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

