STMicroelectronics TSV6293IST
- Part No.:
- TSV6293IST
- Manufacturer:
- STMicroelectronics
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
TSV6293IST.pdf
- Description:
- IC CMOS 2 CIRCUIT 10MINISO
- Quantity:
- Payment:

- Shipping:

Inventory:2,588
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TSV6293IST from STMicroelectronics is a dual micropower rail-to-rail input/output operational amplifier in MiniSO-10 package, delivering 1.3 MHz gain bandwidth at 29 µA supply current per amplifier, with shutdown control (SHDN1/SHDN2), ±4 V/V minimum stable gain, and operation down to 1.5 V supply-ideal for low-voltage sensor signal conditioning in portable medical devices.
For engineers reviewing the TSV6293IST datasheet, TSV6293IST pinout, TSV6293IST application, or TSV6293IST equivalent, key selection factors include its dual-channel shutdown capability, 800 µV max input offset voltage (A-version), EMI-hardened architecture, and guaranteed stability only above gain +4 or –3-critical for battery-powered active filtering and precision analog front-ends.
Technical Context
The TSV6293IST integrates two independent CMOS op-amps with complementary PMOS/NMOS input stages enabling true rail-to-rail input (VCC− −0.1 V to VCC+ +0.1 V) and output swing within 35 mV of rails under 10 kΩ load. Its internal current-starved compensation ensures 1.3 MHz GBP while maintaining stability only at gains ≥+4 (non-inverting) or ≤−3 (inverting), verified across −40°C to +125°C.
Each amplifier features dedicated SHDN pins (Pin 5 & Pin 6) that reduce total supply current to 5 nA typ when pulled low, placing outputs in high-impedance state; turn-on/off times are 200 ns and 20 ns respectively at 5 V, with VIH = 2 V and VIL = 0.8 V logic thresholds-enabling precise power-gating in multi-stage analog chains.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 1.5–5.5 V: Enables direct interface with single-cell Li-ion (3.0–4.2 V), coin-cell (1.5 V), or 3.3/5 V system rails without LDO. |
| Gain Bandwidth Product | 1.3 MHz typ at 5 V: Supports 10 kHz closed-loop bandwidth with gain=130, suitable for ECG front-end amplification and anti-aliasing filters. |
| Input Offset Voltage | 0.8 mV typ, 2.2 mV max (−40°C to +125°C): Ensures <10 µV drift over temperature in precision bridge sensor interfaces. |
| Supply Current per Amp | 29 µA typ, 36 µA max: Allows >1-year runtime on 220 mAh coin cell powering dual-channel signal chain with periodic wake-up. |
| Input Bias Current | 1 pA typ: Permits use with >100 MΩ source impedances (e.g., pH electrodes, piezoelectric sensors) without significant DC error. |
| EMI Rejection Ratio | 92 dB at 1.8 GHz: Mitigates cellular band interference in wearable biosensors without external RF filtering. |
| Shutdown Current | 5 nA typ: Reduces quiescent power by 5,800× vs active mode-critical for duty-cycled sensor nodes. |
Pinout & Package
TSV6293IST is housed in a 10-pin MiniSO-10 package (3.0 × 3.0 mm, 0.5 mm pitch), RoHS-compliant and ECOPACK® certified. Pin functions are validated per STMicroelectronics Doc ID 16882 Rev 2 Figure 1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | In1+ | Non-inverting input of Amplifier 1; rail-to-rail common-mode range supports direct connection to resistive sensor bridges. |
| 2 | In1− | Inverting input of Amplifier 1; matched layout minimizes input offset drift with temperature. |
| 3 | Out1 | Amplifier 1 output; drives 10 kΩ load to within 35 mV of rails-enables single-supply ADC interfacing without level-shifting. |
| 4 | VCC+ | Positive supply rail; requires local 10 nF decoupling per ST layout guideline (Section 4.7) to maintain EMI immunity. |
| 5 | SHDN1 | Shutdown control for Amplifier 1; logic high (≥2 V) enables, logic low (≤0.8 V) disables with 5 nA quiescent draw. |
| 6 | SHDN2 | Shutdown control for Amplifier 2; independent gating allows staggered activation in multi-sensor systems. |
| 7 | Out2 | Amplifier 2 output; identical drive capability to Out1-supports dual-path signal processing (e.g., differential I/V conversion). |
| 8 | In2− | Inverting input of Amplifier 2; electrically isolated from In1− to prevent crosstalk in high-precision applications. |
| 9 | In2+ | Non-inverting input of Amplifier 2; symmetric pinout simplifies PCB routing for matched trace lengths. |
| 10 | VCC− | Negative supply rail (GND for single-supply); low-impedance return path essential for rail-to-rail output fidelity. |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail input/output | Enables full dynamic range utilization from 1.5 V supply-no level-shifting needed for 0–1.5 V sensor outputs. |
| Dual independent shutdown | Reduces system-level standby power to nanoampere range by disabling unused channel without affecting active path. |
| EMI-hardened architecture | Rejects 900 MHz–2.4 GHz RF interference at >83 dB, eliminating need for external ferrite beads in compact wearables. |
| Low input bias current (1 pA) | Permits direct connection to high-impedance sources (e.g., glass pH electrodes) without guard traces or bias compensation. |
| Stable at gain ≥+4 | Guarantees phase margin ≥60° with 100 pF capacitive load-simplifies filter design in anti-aliasing and reconstruction stages. |
Applications
| Portable ECG Monitor | Wireless Sensor Node |
|---|---|
|
Use Scenario: Amplifying microvolt-level biopotential signals from dry electrodes in a battery-powered patch monitor. IC Role / Device Role / Timing Role: Dual-channel instrumentation amplifier front-end: Amp1 conditions lead-I signal, Amp2 handles lead-II; both shut down between 200-ms sampling intervals. Use Value: 29 µA/channel current extends 220 mAh CR2032 battery life to >14 months; rail-to-rail I/O captures full 0–1.5 V ECG swing at 1.8 V supply. |
Use Scenario: Signal conditioning for MEMS accelerometer and thermistor in a LoRaWAN environmental sensor node. IC Role / Device Role / Timing Role: Amp1 buffers thermistor voltage divider; Amp2 amplifies accelerometer output; SHDN1/SHDN2 synchronized to MCU sleep/wake cycles. Use Value: 5 nA shutdown current reduces average system current to 1.2 µA; EMI hardening prevents RF-induced baseline wander during LoRa transmission. |
| Handheld Medical Glucometer | Industrial Battery Management |
|
Use Scenario: Transimpedance amplification of photodiode current from blood glucose test strip optical detection. IC Role / Device Role / Timing Role: Single amplifier configured as transimpedance stage (gain = 1 MΩ); second amplifier used for reference voltage buffering. Use Value: 1 pA input bias current avoids error from photodiode leakage; 800 µV max Vos ensures <0.5% glucose concentration error at 100 mg/dL. |
Use Scenario: Cell voltage monitoring and balancing control in 4-series Li-ion battery packs for power tools. IC Role / Device Role / Timing Role: Amp1 measures cell-1 voltage; Amp2 measures cell-2 voltage; both operate at 3.3 V supply with shutdown during idle periods. Use Value: 1.3 MHz GBP supports fast transient response to cell imbalance events; extended −40°C to +125°C rating covers motor heat soak conditions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual micropower op-amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TSV6293IDT | Same die in SO-8 package; higher Rthja (125°C/W vs 113°C/W) limits thermal headroom in sealed enclosures. | Lacks SHDN pins-requires external MOSFET switching for power gating, increasing BOM count and board area. | Select when SO-8 footprint compatibility is required and shutdown is managed externally. |
| TSV6393IST | Higher supply current (60 µA), 2.4 MHz GBP, unity-gain stable; no shutdown function. | Supports gain=1 configurations (e.g., voltage followers) but consumes >2× current-unsuitable for ultra-low-power wake-up sensing. | Select when wider bandwidth and unity-gain stability are prioritized over battery life and power gating. |
Compared with TSV6293IST, TSV6293IDT trades package flexibility for simplified layout but forfeits integrated shutdown, while TSV6393IST delivers higher speed and stability at the cost of 107% higher quiescent current-making TSV6293IST optimal for duty-cycled, space-constrained, and EMI-sensitive applications.
Availability
TSV6293IST is available at Aetrix Electronics and suitable for portable medical devices, wireless sensor nodes, handheld diagnostic instruments, and industrial battery monitoring systems requiring stable component supply across automotive and industrial temperature ranges.
Supply support for TSV6293IST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, microcontroller, power, and sensor solutions for industrial, automotive, and consumer markets.
The TSV629x series targets ultra-low-power signal conditioning in battery-operated equipment, emphasizing micropower consumption (<30 µA), wide supply range (1.5–5.5 V), and robustness against EMI and temperature extremes.
FAQ
What is the minimum stable gain configuration for TSV6293IST?
The TSV6293IST is not unity-gain stable and requires a minimum closed-loop gain of +4 in non-inverting configuration or −3 in inverting configuration to ensure ≥60° phase margin. This is verified with 100 pF capacitive load and 10 kΩ resistive load per STMicroelectronics Doc ID 16882 Rev 2 Section 4.6.
Can TSV6293IST operate from a 1.5 V supply?
Yes-TSV6293IST is fully specified from 1.5 V to 5.5 V supply. At 1.5 V, it maintains 1.1 MHz GBP, 0.33 V/µs slew rate, and rail-to-rail I/O performance, with supply current dropping to 25 µA per amplifier, making it ideal for single alkaline or zinc-air battery systems.
How does the shutdown function affect output state?
When SHDN1 or SHDN2 is pulled low (≤0.8 V), the corresponding amplifier output enters high-impedance state-neither sourcing nor sinking current. Output leakage is limited to 1 nA max at 125°C, preventing unintended loading of downstream circuitry such as ADC input networks or multiplexer channels.
Is TSV6293IST suitable for driving capacitive loads?
TSV6293IST is optimized for resistive loads ≥5 kΩ; driving capacitive loads >100 pF directly may cause peaking or oscillation. For capacitive loads, add a 10–100 Ω isolation resistor in series with the output, or use the unity-gain stable TSV6393IST if bandwidth permits-per ST application note guidelines in Section 4.6.
TSV6293IST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- CMOS
- Number of Circuits:
- 2
- Output Type:
- Rail-to-Rail
- Slew Rate:
- 0.5V/µs
- Gain Bandwidth Product:
- 1.3 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 1 pA
- Voltage - Input Offset:
- 4 mV
- Current - Supply:
- 5µA
- Current - Output / Channel:
- 74 mA
- Voltage - Supply Span (Min):
- 1.5 V
- Voltage - Supply Span (Max):
- 5.5 V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-MiniSO
TSV6293IST FAQ
1.How can I place an order for TSV6293IST through Aetrix?
Please submit a Request for Quotation (RFQ) for TSV6293IST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TSV6293IST reliable?
The price and inventory of TSV6293IST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TSV6293IST is usually 5 days.
3.What payment methods are accepted for TSV6293IST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TSV6293IST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TSV6293IST?
TSV6293IST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TSV6293IST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TSV6293IST?
For technical support, including TSV6293IST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TSV6293IST requirements.
6.How does Aetrix verify that TSV6293IST is sourced from the original manufacturer or authorized distributors?
All TSV6293IST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TSV6293IST meets industry standards.
7.What is the process for return or replacement of TSV6293IST?
All TSV6293IST units undergo pre-shipment inspection (PSI). If there is an issue with TSV6293IST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TSV6293IST part is unused and in its original packaging.
Return procedure for TSV6293IST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TSV6293IST Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

