STMicroelectronics TSV6392ID
- Part No.:
- TSV6392ID
- Manufacturer:
- STMicroelectronics
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
TSV6392ID.pdf
- Description:
- IC CMOS 2 CIRCUIT 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,422
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TSV6392ID from STMicroelectronics is a dual rail-to-rail input/output micropower operational amplifier optimized for low-voltage, battery-powered systems. It delivers 2.4 MHz gain bandwidth at just 60 µA supply current per channel (5 V), operates from 1.5 V to 5.5 V, features 800 µV max offset voltage (A version), and supports shutdown mode with 5 nA typical quiescent current - enabling precision signal conditioning in portable medical sensors and active filtering stages.
For engineers reviewing the TSV6392ID datasheet, TSV6392ID pinout, TSV6392ID application, or TSV6392ID equivalent, key selection criteria include its guaranteed stability at gain ≥ 4 (non-inverting) or ≥ –3 (inverting), EMI-hardened architecture (EMIRR up to 92 dB at 1.8 GHz), rail-to-rail output swing within 35 mV of rails (10 kΩ load), and extended industrial temperature range (–40 °C to 125 °C).
Technical Context
The TSV6392ID employs complementary PMOS/NMOS input pairs to achieve true rail-to-rail input operation across (VCC–) – 0.1 V to (VCC+) + 0.1 V, with no phase reversal. Its internal current-source compensation ensures stable 2.4 MHz GBP while maintaining 1.1 V/µs slew rate and < 2 µV/°C offset drift - critical for DC-coupled sensor front-ends.
Shutdown control is implemented via a dedicated SHDN pin (VIH = 2 V min at 5 V, VIL = 0.8 V max), driving output to high-impedance state with 200 ns turn-on and 20 ns turn-off times. The device's 4 kV HBM ESD rating and 61–92 dB EMIRR across 400 MHz–2.4 GHz support robust operation in noisy portable environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.5 V to 5.5 V - enables direct use with single-cell Li-ion (3.0–4.2 V), alkaline (1.5 V), or regulated 3.3 V/5 V rails without level-shifting. |
| Quiescent Current | 60 µA per channel typ at 5 V - allows >1-year battery life in always-on wearable sensor nodes powered by CR2032 (220 mAh). |
| Gain Bandwidth Product | 2.4 MHz typ - supports closed-loop bandwidths up to ~240 kHz at gain = 10, sufficient for ECG front-end filtering and audio pre-amplification. |
| Input Offset Voltage | 800 µV max (A version) - ensures ≤ 8 mV error in 10× gain instrumentation amplifier configurations, critical for medical-grade accuracy. |
| Output Swing | Rail-to-rail, ±35 mV max from rails (10 kΩ load) - preserves dynamic range in low-voltage ADC driver applications (e.g., 12-bit SAR with 3.3 V reference). |
| EMI Rejection Ratio | 92 dB at 1.8 GHz - suppresses cellular RF interference in portable diagnostic devices operating near GSM/UMTS/LTE bands. |
| Shutdown Current | 5 nA typ - reduces system standby power to nanoampere levels, meeting stringent energy-harvesting or ultra-low-power IoT requirements. |
Pinout & Package
SOT23-8 package: 8-pin ultra-small outline transistor package with 0.65 mm pitch, 2.8 × 2.6 mm footprint, and 1.3 mm height - optimized for space-constrained portable PCBs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (SHDN) | Shutdown control input | Active-high logic input; pulls amplifier into ultra-low-power state (5 nA ICC) when driven ≥ 2 V (5 V supply); must not float. |
| 2 (–IN A) | Inverting input, Channel A | Differential input node for Channel A; rail-to-rail common-mode range supports direct connection to resistive sensor bridges. |
| 3 (+IN A) | Non-inverting input, Channel A | Differential input node for Channel A; complements Pin 2 to form full differential pair with PMOS/NMOS topology. |
| 4 (V–) | Negative supply rail | Ground reference (0 V) for single-supply operation; ties to system GND in most battery-powered designs. |
| 5 (+IN B) | Non-inverting input, Channel B | Independent input for second op-amp channel; enables dual-sensor readout or composite filter topologies. |
| 6 (–IN B) | Inverting input, Channel B | Second differential input; allows simultaneous processing of two analog signals without cross-talk. |
| 7 (OUT B) | Output, Channel B | Push-pull rail-to-rail output stage; drives 10 kΩ loads to within 35 mV of rails, supporting direct ADC interfacing. |
| 8 (V+) | Positive supply rail | Primary power input (1.5–5.5 V); requires local 10 nF decoupling capacitor per ST recommendation (DS6635 §5.7). |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail I/O | Enables full utilization of 1.5–5.5 V supply range: input accepts signals from GND to V+, output swings within 35 mV of both rails under 10 kΩ load. |
| Micropower operation | 60 µA per channel at 5 V allows integration into multi-channel sensor hubs where total analog subsystem current must stay below 500 µA. |
| EMI-hardened architecture | Integrated RF filters suppress induced errors from 400 MHz–2.4 GHz noise sources - validated by 92 dB EMIRR at 1.8 GHz per DS6635 §6. |
| Extended temperature range | –40 °C to 125 °C operation supports deployment in automotive cabin modules, industrial handheld testers, and outdoor medical monitors. |
| Low-input-bias-current CMOS inputs | 1 pA typical IIB prevents signal degradation in high-impedance pH electrode or piezoelectric sensor interfaces (>100 MΩ source impedance). |
Applications
| Portable ECG Monitor | Wearable Glucose Sensor |
|---|---|
|
Use Scenario: Amplifying microvolt-level biopotential signals from dry electrodes in a palm-sized cardiac monitor. IC Role / Device Role / Timing Role: Dual-channel instrumentation amplifier front-end (Channel A: differential gain stage; Channel B: right-leg drive buffer). Use Value: Rail-to-rail output swing preserves 12-bit ADC resolution at 3.3 V supply; 2.4 MHz GBP supports 150 Hz anti-aliasing filtering without phase lag. |
Use Scenario: Conditioning amperometric current from enzyme-based glucose oxidase electrodes in a disposable patch sensor. IC Role / Device Role / Timing Role: Transimpedance amplifier (TIA) with programmable gain and shutdown during measurement intervals. Use Value: 1 pA input bias current prevents baseline drift in 100 GΩ TIA feedback networks; 5 nA shutdown current extends 14-day battery life. |
| Industrial Wireless Sensor Node | Portable Ultrasound Probe |
|
Use Scenario: Signal conditioning for MEMS pressure transducers in battery-operated IIoT vibration analyzers. IC Role / Device Role / Timing Role: Dual-channel active low-pass filter (100 Hz cutoff) and DC offset correction stage before SAR ADC sampling. Use Value: 800 µV max VIO ensures < 0.1% gain error over temperature; 4 kV HBM ESD rating withstands field handling without external protection. |
Use Scenario: Time-gain compensation (TGC) amplifiers in handheld ultrasound transducer arrays requiring variable gain and low noise. IC Role / Device Role / Timing Role: Dual-channel programmable-gain amplifier (PGA) with fast enable/disable for pulse-echo timing alignment. Use Value: 200 ns turn-on time synchronizes gain switching with acoustic pulse transmission; 60 nV/√Hz input noise maintains SNR in 5–15 MHz receive band. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual micropower op-amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TSV6392IST | Same electrical specs; MiniSO8 package (4.9 × 4.9 mm, 0.65 mm pitch) vs. SOT23-8 (2.8 × 2.6 mm). | Higher thermal resistance (190 °C/W vs. 105 °C/W) limits continuous output current in high-ambient environments. | Select for designs needing larger solder joints or compatibility with legacy MiniSO8 footprints; avoid in >85 °C sealed enclosures. |
| TSV6392AID | Enhanced offset voltage (800 µV max vs. 3 mV max for non-A version); identical pinout, package, and all other parameters. | Enables higher-accuracy DC measurements (e.g., thermocouple cold-junction compensation) without trimming circuitry. | Select when offset-critical applications demand guaranteed ≤800 µV VIO; pay premium only if calibration budget prohibits software correction. |
Compared with TSV6392IST, the TSV6392ID offers superior thermal performance in compact layouts, while TSV6392AID trades tighter offset spec for same footprint - making the base ID variant optimal for cost-sensitive, space-constrained portable designs where moderate DC accuracy suffices.
Availability
TSV6392ID is available at Aetrix Electronics and suitable for portable medical devices, battery-powered industrial sensors, and active filtering circuits requiring stable component supply across automotive, healthcare, and IoT production programs.
Supply support for TSV6392ID includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, microcontroller, power, and sensor solutions for industrial, automotive, and consumer markets.
The TSV639x series belongs to ST's precision analog portfolio, engineered specifically for ultra-low-power, rail-to-rail signal conditioning in battery-constrained applications - balancing speed, accuracy, and energy efficiency without compromising EMI resilience.
FAQ
What is the minimum stable gain configuration for TSV6392ID?
The TSV6392ID is not unity-gain stable and requires minimum closed-loop gain of 4 (non-inverting) or –3 (inverting) for unconditional stability with 100 pF capacitive load, as verified by phase margin ≥60° testing per DS6635 §5.6. Using lower gains risks oscillation and must be avoided unless external compensation is applied.
Does TSV6392ID support true single-supply operation down to 1.5 V?
Yes - the TSV6392ID operates fully specified from 1.5 V to 5.5 V, with rail-to-rail input extending from (V–) – 0.1 V to (V+) + 0.1 V and output swing within 35 mV of both rails under 10 kΩ load, enabling direct interface with 1.8 V or 3.3 V ADCs without level-shifting circuitry.
How does the shutdown function affect output state and timing?
When SHDN is pulled low (≤0.8 V at 5 V supply), the amplifier outputs enter high-impedance state with ≤1 nA leakage current; turn-off completes in 20 ns and turn-on requires 200 ns to settle within 200 mV of final value, as measured with 2 kΩ load per DS6635 §4 and §5.4.
Is TSV6392ID compatible with standard SOT23-8 PCB footprints?
Yes - the TSV6392ID uses JEDEC-standard SOT23-8 package (2.8 × 2.6 mm body, 0.65 mm lead pitch) with mechanical dimensions matching MS-012AA specification; recommended footprint matches Figure 30 in DS6635, including 0.40 mm pad width and 1.20 mm pad length for reliable reflow soldering.
TSV6392ID Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Amplifier Type:
- CMOS
- Number of Circuits:
- 2
- Output Type:
- Rail-to-Rail
- Slew Rate:
- 1.1V/µs
- Gain Bandwidth Product:
- 2.4 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 1 pA
- Voltage - Input Offset:
- 3 mV
- Current - Supply:
- 50µA
- Current - Output / Channel:
- 72 mA
- Voltage - Supply Span (Min):
- 1.5 V
- Voltage - Supply Span (Max):
- 5.5 V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
TSV6392ID FAQ
1.How can I place an order for TSV6392ID through Aetrix?
Please submit a Request for Quotation (RFQ) for TSV6392ID on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TSV6392ID reliable?
The price and inventory of TSV6392ID are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TSV6392ID is usually 5 days.
3.What payment methods are accepted for TSV6392ID?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TSV6392ID transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TSV6392ID?
TSV6392ID orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TSV6392ID order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TSV6392ID?
For technical support, including TSV6392ID datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TSV6392ID requirements.
6.How does Aetrix verify that TSV6392ID is sourced from the original manufacturer or authorized distributors?
All TSV6392ID products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TSV6392ID meets industry standards.
7.What is the process for return or replacement of TSV6392ID?
All TSV6392ID units undergo pre-shipment inspection (PSI). If there is an issue with TSV6392ID, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TSV6392ID part is unused and in its original packaging.
Return procedure for TSV6392ID:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TSV6392ID Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
