STMicroelectronics TSV6392ILT
- Part No.:
- TSV6392ILT
- Manufacturer:
- STMicroelectronics
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- SOT-23-8
- Datasheet:
-
TSV6392ILT.pdf
- Description:
- IC CMOS 2 CIRCUIT SOT23-8
- Quantity:
- Payment:

- Shipping:

Inventory:3,453
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TSV6392ILT from STMicroelectronics is a dual rail-to-rail input/output micropower operational amplifier in SOT23-8 package, designed for ultra-low-power signal conditioning at supply voltages from 1.5 V to 5.5 V. It delivers 2.4 MHz gain bandwidth product with only 60 µA quiescent current per amplifier at 5 V, 800 µV max input offset voltage (A version), and 1 pA typical input bias current - enabling precision sensor interfacing in battery-powered medical and portable instrumentation.
For engineers reviewing the TSV6392ILT datasheet, TSV6392ILT pinout, TSV6392ILT application, or TSV6392ILT equivalent, key selection criteria include its shutdown capability (5 nA typ ICC in shutdown), EMI hardening (EMIRR up to 92 dB at 1.8 GHz), rail-to-rail operation down to 1.5 V, and guaranteed stability at gains ≥ –3 or ≥ 4 - critical for active filtering and low-voltage analog front-ends.
Technical Context
The TSV6392ILT employs complementary PMOS/NMOS input stages to achieve true rail-to-rail input common-mode range (VCC– – 0.1 V to VCC+ + 0.1 V) and rail-to-rail output swing (within 35 mV of rails into 10 kΩ). Its internal compensation ensures phase-margin-stable operation at closed-loop gains ≥ –3 (inverting) or ≥ 4 (non-inverting) with 100 pF load capacitance.
It integrates a dedicated SHDN pin that places both amplifiers into high-impedance shutdown mode with 5 nA typical supply current, 200 ns turn-on time, and logic-compatible thresholds (VIL = 0.8 V, VIH = 2 V at VCC = 5 V). The device is specified across –40 °C to +125 °C and features 4 kV HBM ESD protection and 61–92 dB EMI rejection ratio from 400 MHz to 2.4 GHz.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.5 V to 5.5 V - enables direct operation from single-cell Li-ion, alkaline, or regulated low-voltage rails without level-shifting. |
| Quiescent Current per Amp | 60 µA typ at 5 V - supports multi-year battery life in always-on wearable or IoT sensor nodes. |
| Gain Bandwidth Product | 2.4 MHz typ - provides sufficient bandwidth for DC–100 kHz sensor signals while maintaining micropower efficiency. |
| Input Offset Voltage (A version) | 800 µV max - ensures < 0.1% gain error in 1 V full-scale instrumentation amplifier configurations. |
| Input Bias Current | 1 pA typ - minimizes voltage error across high-impedance pH, photodiode, or piezoelectric sensor interfaces. |
| Shutdown Current | 5 nA typ - reduces system standby power by >10,000× versus active mode, critical for duty-cycled measurement systems. |
| EMI Rejection Ratio | 92 dB at 1.8 GHz - suppresses cellular/Wi-Fi interference in compact portable medical devices without external shielding. |
| Operating Temperature | –40 °C to +125 °C - qualified for automotive cabin, industrial edge, and implant-adjacent medical environments. |
Pinout & Package
SOT23-8 package: 8-pin ultra-small outline transistor package with 0.65 mm lead pitch, 2.8 × 2.9 mm body, and exposed thermal pad option (not present in standard SOT23-8); suitable for space-constrained PCB layouts in wearables and hearing aids.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (OUT1) | Amplifier 1 output | Delivers rail-to-rail voltage swing; must be decoupled with 10 nF capacitor near VCC for stability. |
| 2 (–IN1) | Inverting input of Amp 1 | High-impedance node (1 pA bias); sensitive to layout-induced leakage and EMI coupling. |
| 3 (+IN1) | Non-inverting input of Amp 1 | Accepts common-mode signals from VCC– – 0.1 V to VCC+ + 0.1 V - enables direct connection to grounded sensors. |
| 4 (VCC–) | Negative supply / ground | Reference for all inputs/outputs; requires low-impedance local 10 nF decoupling to minimize PSRR degradation. |
| 5 (+IN2) | Non-inverting input of Amp 2 | Independent high-Z input; shares same rail-to-rail CM range as Pin 3. |
| 6 (–IN2) | Inverting input of Amp 2 | Matches Pin 2 performance; differential pair transition at VCC+ – 0.7 V causes minor CMR dip. |
| 7 (OUT2) | Amplifier 2 output | Identical drive capability to Pin 1; capable of sourcing/sinking 40 mA at 5 V (min). |
| 8 (SHDN) | Global shutdown control | Active-high logic input; must be tied to VCC+ or VCC– - floating state invalid and may cause erratic behavior. |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail I/O | Enables full dynamic range utilization in single-supply 1.5–5.5 V systems - eliminates need for level-shifting or dual supplies. |
| Micropower + Wide GBW | 2.4 MHz bandwidth at only 60 µA per amp - achieves 40 kHz signal fidelity with < 1 µW power per pole in active filters. |
| EMI-Hardened Architecture | 92 dB rejection at 1.8 GHz - prevents RF rectification artifacts in ECG, pulse oximetry, and wireless-sensor nodes. |
| Low-Voltage Precision | 800 µV max VOS and 2 µV/°C drift - maintains < 0.5% total error over –40 °C to +125 °C in uncalibrated medical transducers. |
| Robust Shutdown Mode | 5 nA shutdown current with 200 ns wake-up - supports sub-second duty cycling in energy-harvesting sensor hubs. |
| Extended Temp Grade | Specified from –40 °C to +125 °C - validated for under-hood automotive, industrial motor control feedback, and sterilizable medical devices. |
Applications
| Portable ECG Monitor | Wireless Sensor Node Front-End |
|---|---|
Use Scenario: Amplifying microvolt-level biopotential signals from dry electrodes in a handheld ECG device powered by a CR2032 coin cell. IC Role / Device Role / Timing Role: Dual op-amp configured as instrumentation amplifier (Amp1/Amp2) with rail-to-rail input to capture baseline-shifted cardiac waveforms without clipping. Use Value: 1 pA input bias avoids electrode polarization errors; 800 µV VOS ensures < 0.2% amplitude error in 1 mV peak-to-peak QRS complex detection. | Use Scenario: Conditioning thermistor and humidity sensor outputs in a battery-powered LoRaWAN environmental sensor node operating for 5+ years on two AA cells. IC Role / Device Role / Timing Role: First-stage signal conditioner with shutdown controlled by MCU GPIO to disable analog chain between 10-minute measurement intervals. Use Value: 5 nA shutdown current extends battery life by >99% during sleep; 2.4 MHz GBW supports fast settling for 12-bit ADC sampling at 1 kSPS. |
| Low-Power Active Filter | Medical Pulse Oximeter Analog Path |
Use Scenario: 2nd-order Sallen-Key low-pass filter (fc = 35 Hz) removing 50/60 Hz mains noise from EEG signals in a wearable neurofeedback headset. IC Role / Device Role / Timing Role: Dual op-amp implementing unity-gain buffer + filter stage with gain ≥ 4 to ensure stability per datasheet requirements. Use Value: Rail-to-rail output drives ADC reference directly; 60 µA per amp keeps total analog path power below 250 µW at 3.3 V. | Use Scenario: Transimpedance amplifier and DC-blocking stage for red/IR photodiode signals in a clinical-grade fingertip pulse oximeter. IC Role / Device Role / Timing Role: High-Z TIA input (Pin 2/3) converts photocurrent to voltage; second amp (Pin 5/6/7) AC-couples and amplifies for ADC digitization. Use Value: 1 pA bias current prevents diode junction loading; EMI hardening rejects switching noise from LED drivers and digital radios. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar micropower rail-to-rail op amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TSV6392IDT | SOT23-8 package, identical electrical specs, but no integrated shutdown function (no SHDN pin). | Used where continuous operation is required and power budget allows ~60 µA per channel always-on. | Select when shutdown control is unnecessary and board space permits same footprint. |
| TSV6392AIST | MiniSO8 package, A-grade (800 µV max VOS), same shutdown and AC specs, but larger 3 × 4.9 mm body. | Preferred in designs requiring higher thermal dissipation margin or legacy MiniSO8 footprint compatibility. | Choose for improved thermal resistance (190 °C/W vs. 105 °C/W) or if SOT23-8 assembly yield is marginal. |
Compared with TSV6392IDT, the TSV6392ILT adds shutdown control at no cost to precision or bandwidth; versus TSV6392AIST, it trades package size for PCB area savings while retaining identical A-grade offset and EMI performance.
Availability
TSV6392ILT is available at Aetrix Electronics and suitable for battery-powered medical instrumentation, portable ECG monitors, and wireless sensor node front-ends requiring stable component supply with guaranteed long-term availability.
Supply support for TSV6392ILT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, microcontroller, power, and sensor solutions for industrial, automotive, and consumer markets.
The TSV639x series belongs to ST's precision micropower op amp product line, engineered specifically for ultra-low-power, wide-supply-range signal conditioning in space- and energy-constrained portable and medical electronics.
FAQ
What is the minimum recommended gain for stable operation of TSV6392ILT?
The TSV6392ILT is not unity-gain stable. For reliable operation, it requires a minimum closed-loop gain of –3 (inverting configuration) or +4 (non-inverting configuration) when driving 100 pF capacitive loads. This is enforced by internal compensation optimized for micropower efficiency and bandwidth - using lower gains risks oscillation or excessive overshoot.
Does TSV6392ILT support true rail-to-rail input at 1.5 V supply?
Yes. At VCC = 1.5 V, the input common-mode range extends from –0.1 V to +1.6 V (VCC– – 0.1 V to VCC+ + 0.1 V), verified per Table 2 and Figure 19. This allows direct interface with grounded sensors or DAC outputs without level-shifting, even at the lowest rated supply voltage.
How does the SHDN pin behave during power-up?
The SHDN pin must be actively driven high (≥ 2 V at 5 V supply) to enable amplifiers; it is not internally pulled up. During power-up, if SHDN floats or rises slower than VCC, the device may enter an undefined state. ST recommends tying SHDN to VCC via a 100 kΩ resistor or controlling it synchronously with the MCU's power-good signal.
Can TSV6392ILT drive a 100 kΩ load with minimal THD+N?
Yes. At VCC = 5 V, ACL = –10, and fin = 1 kHz, THD+N is 0.015% into 100 kΩ (Table 6). However, THD increases significantly below 2 kΩ loads due to output stage limitations - the datasheet explicitly recommends RL ≥ 2 kΩ for low-distortion operation across all supply voltages.
TSV6392ILT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- SOT-23-8
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Amplifier Type:
- CMOS
- Number of Circuits:
- 2
- Output Type:
- Rail-to-Rail
- Slew Rate:
- 1.1V/µs
- Gain Bandwidth Product:
- 2.4 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 1 pA
- Voltage - Input Offset:
- 3 mV
- Current - Supply:
- 50µA
- Current - Output / Channel:
- 72 mA
- Voltage - Supply Span (Min):
- 1.5 V
- Voltage - Supply Span (Max):
- 5.5 V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-8
TSV6392ILT FAQ
1.How can I place an order for TSV6392ILT through Aetrix?
Please submit a Request for Quotation (RFQ) for TSV6392ILT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TSV6392ILT reliable?
The price and inventory of TSV6392ILT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TSV6392ILT is usually 5 days.
3.What payment methods are accepted for TSV6392ILT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TSV6392ILT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TSV6392ILT?
TSV6392ILT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TSV6392ILT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TSV6392ILT?
For technical support, including TSV6392ILT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TSV6392ILT requirements.
6.How does Aetrix verify that TSV6392ILT is sourced from the original manufacturer or authorized distributors?
All TSV6392ILT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TSV6392ILT meets industry standards.
7.What is the process for return or replacement of TSV6392ILT?
All TSV6392ILT units undergo pre-shipment inspection (PSI). If there is an issue with TSV6392ILT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TSV6392ILT part is unused and in its original packaging.
Return procedure for TSV6392ILT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TSV6392ILT Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

