Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Linear > Instrumentation, Op Amps, Buffer Amps

STMicroelectronics TSV6393AIST

Name: TSV6393AIST
Brand: STMicroelectronics
SKU: TSV6393AIST
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: TSV6393AIST

Manufacturer:: STMicroelectronics

Category:: Instrumentation, Op Amps, Buffer Amps

Package:: 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)

Datasheet:: TSV6393AIST.pdf

Description:: IC CMOS 2 CIRCUIT 10MINISO

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,804

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

TSV6393AIST from STMicroelectronics is a quad-channel, rail-to-rail input/output micropower operational amplifier in MiniSO10 package, featuring 60 µA typical supply current per channel at 5 V, 2.4 MHz gain bandwidth product, 800 µV max input offset voltage (A-grade), shutdown mode with 5 nA typ current, and operation down to 1.5 V - used in low-power sensor signal conditioning and portable medical instrumentation.

For engineers reviewing the TSV6393AIST datasheet, TSV6393AIST pinout, TSV6393AIST application, or TSV6393AIST equivalent, key selection criteria include its guaranteed 1.5–5.5 V supply range, EMI-hardened architecture (EMIRR up to 92 dB at 1.8 GHz), extended -40 °C to 125 °C temperature rating, and stable performance at minimum gain ≥ 4 (non-inverting) or ≥ -3 (inverting).

Technical Context

The TSV6393AIST implements dual complementary PMOS/NMOS input stages enabling true rail-to-rail input (V_ICM = V_CC− − 0.1 V to V_CC+ + 0.1 V) without phase reversal, and delivers rail-to-rail output swing within 35 mV of both rails under 10 kΩ load. Its internal trimming ensures ±17% spread on supply current, directly stabilizing GBP (2.4 MHz typ), slew rate (1.1 V/µs at 5 V), and open-loop gain (≥89 dB).

Shutdown control is implemented via a dedicated SHDN pin requiring logic-high enable (VIH ≥ 2 V at 5 V) and logic-low disable (VIL ≤ 0.8 V), placing outputs in high-impedance state with 1 nA max leakage and 200 ns turn-on / 20 ns turn-off times. The device is not unity-gain stable and requires minimum closed-loop gain of −3 (inverting) or 4 (non-inverting) for stability with 100 pF load.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	1.5 V to 5.5 V - supports single-cell Li-ion, coin-cell, and 3.3 V/5 V systems without level-shifting.
Quiescent Current per Channel	60 µA typ at 5 V - enables >1-year battery life in always-on wearable sensors with 200 µAh coin cells.
Gain Bandwidth Product	2.4 MHz typ - allows stable amplification of EEG or ECG signals up to ~200 kHz with gain ≥4.
Input Offset Voltage (A-grade)	800 µV max - ensures <0.5% error in 0.2 V full-scale thermistor or bridge sensor outputs.
Input Bias Current	1 pA typ - prevents significant voltage drop across >100 MΩ pH electrode or photodiode feedback networks.
EMI Rejection Ratio	92 dB at 1.8 GHz - suppresses cellular band interference in portable diagnostic devices near GSM/UMTS antennas.
Operating Temperature Range	−40 °C to +125 °C - qualified for under-hood automotive cabin air quality sensors and industrial edge nodes.

Pinout & Package

TSV6393AIST is housed in a 10-pin MiniSO (MSOP-10) package, 3.0 mm × 4.9 mm, 0.5 mm pitch, with exposed pad for thermal enhancement and RoHS-compliant ECOPACK2 finish.

Pin/Terminal	Circuit Role	Design Meaning
1 (OUT1)	Channel 1 output	Delivers rail-to-rail voltage swing; must be decoupled with 10 nF capacitor if driving capacitive loads >100 pF.
2 (−IN1)	Channel 1 inverting input	High-impedance node (1 pA bias); sensitive to layout-induced leakage - guard ring recommended.
3 (+IN1)	Channel 1 non-inverting input	Accepts common-mode voltages from V_CC− − 0.1 V to V_CC+ + 0.1 V; transition region at V_CC+ − 0.7 V degrades CMR.
4 (V_CC−)	Negative supply	Ground reference for single-supply operation; connects to system GND or negative rail in split-supply configs.
5 (SHDN)	Global shutdown control	Active-low logic input; must be tied to V_CC− (not floating) to disable all four op-amps and reduce ICC to 5 nA.
6 (+IN2)	Channel 2 non-inverting input	Electrically identical to Pin 3; shares same input stage topology and EMI hardening.
7 (−IN2)	Channel 2 inverting input	Matches Pin 2 performance; differential pair optimized for low 1/f noise below 10 Hz.
8 (OUT2)	Channel 2 output	Independent output stage; no crosstalk >80 dB at 1 kHz between adjacent channels.
9 (OUT3)	Channel 3 output	Third output in quad configuration; layout symmetry minimizes thermal gradient-induced offset drift.
10 (V_CC+)	Positive supply	Accepts 1.5–5.5 V; requires local 10 nF ceramic decoupling placed ≤2 mm from pin per ST layout guidelines.

Key Features

Feature	Design Value
Rail-to-rail input and output	Enables full dynamic range utilization in 1.8 V ADC interfaces without level-shifting circuitry.
60 µA per channel quiescent current	Reduces total system power by >70% vs. standard 300 µA op-amps in multi-channel biosignal acquisition.
EMI-hardened architecture	Passes EN 61000-4-3 Level 3 (10 V/m) without external filtering, simplifying EMC-certified medical designs.
4 kV HBM ESD rating	Eliminates need for external TVS diodes on sensor inputs in handheld clinical devices subject to handling discharge.
Guaranteed operation to 125 °C	Supports placement near heat-generating MCU or power converters in compact IoT edge gateways.

Applications

Portable ECG Monitor

Battery-Powered Gas Sensor

Use Scenario: Amplifying microvolt-level differential cardiac signals from dry electrodes in a handheld, rechargeable ECG patch.

IC Role / Device Role / Timing Role: Front-end instrumentation amplifier stage (gain = 100) with DC-coupled rail-to-rail output feeding 12-bit SAR ADC.

Use Value: 1 pA input bias avoids baseline shift on high-impedance electrodes; 800 µV max V_os limits calibration frequency to once per patient session.

Use Scenario: Conditioning output of electrochemical CO sensor with 100 MΩ internal impedance in a personal air quality badge.

IC Role / Device Role / Timing Role: Transimpedance amplifier (TIA) converting nanoamp-level sensor current to voltage, followed by 2nd-order active low-pass filtering.

Use Value: Ultra-low I_ib prevents >10 mV error across sensor's internal resistance; shutdown mode extends 200 mAh battery life to 14 days in sleep-wake cycle.

Wearable Glucose Patch

Industrial Temperature Transmitter

Use Scenario: Signal conditioning for amperometric glucose oxidase sensor operating from single 3.0 V CR2032 cell.

IC Role / Device Role / Timing Role: Low-noise, low-drift transducer interface with programmable gain (1–100) and auto-zero calibration sequence.

Use Value: 2 µV/°C V_os drift ensures <0.5% reading error over body-temperature range (32–42 °C); 60 µA ICC enables continuous 72-hour monitoring.

Use Scenario: 4–20 mA loop-powered transmitter for RTD-based temperature sensing in factory automation cabinets.

IC Role / Device Role / Timing Role: Precision voltage-to-current converter with cold-junction compensation and linearization circuitry.

Use Value: −40 °C to 125 °C rating allows direct PCB mounting near RTD; 75 dB min SVR rejects supply ripple from shared 24 V loop power.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad micropower op-amp applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TSV6393IST	Same pinout and specs, but standard grade (V_os ≤ 3 mV vs. 0.8 mV max for A-grade)	Suitable for non-critical signal paths where calibration compensates for higher offset	Select when cost sensitivity outweighs precision requirements in consumer wearables.
MCP6004-E/ST	Lower GBP (1 MHz), higher V_os (1.5 mV), no shutdown mode, SOT-23-14 package	Lacks EMI hardening and extended temp rating; limited to <85 °C ambient environments	Choose only for legacy designs where footprint compatibility with existing SOT-23-14 layouts is mandatory.

Compared with TSV6393IST, the TSV6393AIST provides tighter offset specification critical for uncalibrated medical sensors; versus MCP6004-E/ST, it delivers superior RF immunity, wider temperature range, and power-gating capability essential for battery longevity in field-deployed industrial nodes.

Availability

TSV6393AIST is available at Aetrix Electronics and suitable for portable medical instrumentation, battery-powered gas detection, wearable health monitors, and industrial temperature transmitters requiring stable component supply across extended temperature and voltage ranges.

Supply support for TSV6393AIST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, microcontroller, power, and sensor solutions for industrial, automotive, and consumer markets.

The TSV639x series belongs to ST's precision analog portfolio, engineered specifically for ultra-low-power, high-EMI-immunity signal conditioning in space-constrained, battery-operated equipment where accuracy must persist across wide temperature and supply variations.

FAQ

What is the minimum stable gain configuration for TSV6393AIST?

The TSV6393AIST requires minimum closed-loop gain of 4 (non-inverting) or −3 (inverting) to ensure phase margin ≥60° with 100 pF capacitive load. This is due to its internal compensation optimized for speed/power trade-off; using lower gains risks oscillation unless external compensation (e.g., feedback capacitor) is added per Figure 6–7 in DS6635.

How does the shutdown mode affect output behavior?

In shutdown mode (SHDN pin pulled to V_CC−), all four amplifier outputs enter high-impedance state with ≤1 nA leakage current, eliminating loading on downstream circuits. The turn-off time is 20 ns and turn-on time is 200 ns - fast enough for duty-cycled sensor readouts but not for real-time signal gating; outputs do not clamp or short during transition.

Can TSV6393AIST drive capacitive loads directly?

TSV6393AIST is not optimized for direct capacitive loads >100 pF. Driving such loads without isolation resistance causes peaking or instability. ST recommends adding a 2–10 Ω series resistor between output and load capacitance, or using a unity-gain stable alternative like TSV63x for >500 pF loads - verified by closed-loop response curves in Figures 5–7 of DS6635.

Is the input common-mode range truly rail-to-rail across temperature?

Yes - the input common-mode range is specified from V_CC− − 0.1 V to V_CC+ + 0.1 V over −40 °C to 125 °C. However, performance parameters (CMR, V_os, THD) degrade slightly in the transition region near V_CC+ − 0.7 V, as confirmed by Figures 19–20. For precision applications, keep Vicm within V_CC− to V_CC+ − 1.0 V to maintain guaranteed specs.

TSV6393AIST Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Amplifier Type:: CMOS

Number of Circuits:: 2

Output Type:: Rail-to-Rail

Slew Rate:: 1.1V/µs

Gain Bandwidth Product:: 2.4 MHz

-3db Bandwidth:: -

Current - Input Bias:: 1 pA

Voltage - Input Offset:: 1 mV

Current - Supply:: 50µA

Current - Output / Channel:: 72 mA

Voltage - Supply Span (Min):: 1.5 V

Voltage - Supply Span (Max):: 5.5 V

Operating Temperature:: -40°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 10-MiniSO

TSV6393AIST FAQ

1.How can I place an order for TSV6393AIST through Aetrix?

Please submit a Request for Quotation (RFQ) for TSV6393AIST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for TSV6393AIST reliable?

The price and inventory of TSV6393AIST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TSV6393AIST is usually 5 days.

3.What payment methods are accepted for TSV6393AIST?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TSV6393AIST transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for TSV6393AIST?

TSV6393AIST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your TSV6393AIST order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for TSV6393AIST?

For technical support, including TSV6393AIST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TSV6393AIST requirements.

6.How does Aetrix verify that TSV6393AIST is sourced from the original manufacturer or authorized distributors?

All TSV6393AIST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TSV6393AIST meets industry standards.

7.What is the process for return or replacement of TSV6393AIST?

All TSV6393AIST units undergo pre-shipment inspection (PSI). If there is an issue with TSV6393AIST, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The TSV6393AIST part is unused and in its original packaging.

Return procedure for TSV6393AIST:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…