Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Linear > Instrumentation, Op Amps, Buffer Amps

STMicroelectronics TSV6395AIPT

Name: TSV6395AIPT
Brand: STMicroelectronics
SKU: TSV6395AIPT
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: TSV6395AIPT

Manufacturer:: STMicroelectronics

Category:: Instrumentation, Op Amps, Buffer Amps

Package:: 16-TSSOP (0.173", 4.40mm Width)

Datasheet:: TSV6395AIPT.pdf

Description:: IC CMOS 4 CIRCUIT 16TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,253

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

TSV6395AIPT from STMicroelectronics is a quad-channel, rail-to-rail input/output CMOS operational amplifier with micropower operation (60 µA typical supply current at 5 V), 2.4 MHz gain bandwidth product, shutdown capability (5 nA typ shutdown current), and operation down to 1.5 V supply. It features 800 µV max input offset voltage (A-grade), 1 pA typ input bias current, and EMI hardening-making it suitable for precision sensor signal conditioning in battery-powered medical instrumentation.

For engineers reviewing the TSV6395AIPT datasheet, TSV6395AIPT pinout, TSV6395AIPT application, or TSV6395AIPT equivalent, key selection considerations include its guaranteed stability at gain ≥ 4 (non-inverting) or ≥ –3 (inverting), rail-to-rail output swing within 35 mV of rails under 10 kΩ load, extended –40 °C to 125 °C operating range, and TSSOP16 package compatibility with high-density portable PCB layouts.

Technical Context

The TSV6395AIPT uses complementary PMOS/NMOS input pairs enabling true rail-to-rail input common-mode range (V_CC– – 0.1 V to V_CC+ + 0.1 V) without phase reversal. Its internal trimming achieves ±17% spread on supply current, directly tightening dispersion of GBP (2.4 MHz typ), slew rate (1.1 V/µs at 5 V), and open-loop gain (≥89 dB).

Shutdown control is implemented via a dedicated SHDN pin requiring logic-high enable (VIH ≥ 2 V at 5 V) and logic-low disable (VIL ≤ 0.8 V); turn-on/turn-off times are 200 ns and 20 ns respectively into 2 kΩ load. Output enters high-impedance state during shutdown, with leakage <1 nA over full temperature range.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	1.5 V to 5.5 V - supports single-cell Li-ion, alkaline, and low-voltage industrial rails
Gain Bandwidth Product	2.4 MHz typ at 5 V - enables stable closed-loop operation up to ~200 kHz with gain = 10
Input Offset Voltage	800 µV max (A version) - ensures <0.5 mV error in 12-bit ADC front-end with 3.3 V reference
Supply Current per Channel	60 µA typ at 5 V - allows four op-amps to draw <250 µA total, extending battery life in always-on sensors
Shutdown Current	5 nA typ - reduces quiescent power to <15 nW per channel, critical for intermittent-sampling systems
Input Bias Current	1 pA typ - preserves signal integrity in high-impedance pH or photodiode interfaces (>1 GΩ source)
EMI Rejection Ratio	92 dB at 1.8 GHz - maintains DC accuracy in cellular/WiFi co-location without external filtering

Pinout & Package

TSV6395AIPT is housed in a 16-pin TSSOP package (JEDEC MO-153, 4.4 mm × 5.0 mm body, 0.65 mm pitch), optimized for automated assembly and thermal performance (R_thJA = 95 °C/W).

Pin/Terminal	Circuit Role	Design Meaning
1, 3, 5, 7	Inverting Input (−) for Channels 1–4	Accepts differential signals; rail-to-rail common-mode range enables direct connection to transducer outputs
2, 4, 6, 8	Non-inverting Input (+) for Channels 1–4	Supports unity-gain buffer or high-Z sensing; 1 pA bias current minimizes loading on piezoelectric sources
9, 11, 13, 15	Output for Channels 1–4	Rail-to-rail swing (≤35 mV from rails @ 10 kΩ) drives ADC references or low-dropout regulators directly
10	V_CC+	Positive supply pin - requires local 10 nF ceramic decoupling per datasheet layout guidelines
16	V_CC−	Ground reference - must be low-impedance return path for all channels and shutdown logic
12	SHDN	Active-low shutdown control - pulls to V_CC− to disable all four amplifiers and reduce ICC to 5 nA

Key Features

Feature	Design Value
Rail-to-rail I/O	Enables full dynamic range utilization in 1.8 V systems - no level-shifting needed for 12-bit SAR ADC drivers
Micropower + Shutdown	60 µA/channel active + 5 nA shutdown allows duty-cycled operation in energy-harvesting nodes (e.g., 1 s active / 999 s sleep)
A-grade Precision	800 µV max V_IO and 2 µV/°C drift ensure <1.5 mV total error across –40 °C to 125 °C in automotive cabin sensors
EMI Hardening	92 dB rejection at 1.8 GHz prevents RF rectification artifacts in ECG front-ends near Bluetooth antennas
Stable at Low Gain	Guaranteed phase margin ≥60° at gain = –3 or ≥4 eliminates need for external compensation in active filters

Applications

Portable ECG Monitor

Wireless Sensor Node

Use Scenario: Amplifying microvolt-level biopotential signals from dry electrodes in a handheld cardiac device.

IC Role / Device Role / Timing Role: First-stage instrumentation amplifier with gain = 100, driven by ultra-low-noise TSV6395AIPT configured as dual-opamp difference amplifier.

Use Value: 1 pA input bias current prevents electrode polarization; 60 µA/channel enables >72-hour runtime on CR2032 coin cell.

Use Scenario: Signal conditioning for MEMS accelerometer and temperature sensor in LoRaWAN edge node.

IC Role / Device Role / Timing Role: Quad-channel analog front-end: two channels for sensor buffering, one for reference voltage scaling, one for shutdown-controlled bias generation.

Use Value: Rail-to-rail output drives 1.8 V ADC inputs directly; 5 nA shutdown current extends 10-year battery life target.

Industrial Pressure Transmitter

Wearable Pulse Oximeter

Use Scenario: Conditioning bridge output from silicon piezoresistive pressure sensor in HVAC control system.

IC Role / Device Role / Timing Role: Precision instrumentation amplifier stage with matched TSV6395AIPT channels for common-mode rejection and gain stability.

Use Value: 800 µV max offset and 2 µV/°C drift maintain <0.25% FS accuracy over –25 °C to 85 °C ambient range.

Use Scenario: Dual-wavelength (660 nm / 940 nm) photodiode current-to-voltage conversion in compact wrist-worn SpO₂ module.

IC Role / Device Role / Timing Role: Two independent transimpedance amplifiers (TIA) using TSV6395AIPT's low input bias current and rail-to-rail output.

Use Value: 1 pA bias current avoids signal loss in 100 MΩ+ TIA feedback networks; shutdown mode powers down unused channel during IR-only measurement cycles.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad micropower op-amp applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TSV6395IPT	Standard grade: 3 mV max V_IO vs. 0.8 mV for A-version; same GBP, shutdown, and package	Suitable for non-critical signal paths where cost sensitivity outweighs offset-critical precision	Select when total unadjusted error budget permits >3× higher offset than TSV6395AIPT
MCP6004-E/ST	Lower GBP (1 MHz), higher V_IO (1.5 mV), no shutdown, SOT-23-14 package	Lacks shutdown and EMI hardening; limited to lower-frequency (<100 kHz) and less noisy environments	Choose only if design does not require sub-5 nA shutdown or 1.8 GHz EMI immunity

Compared with TSV6395IPT, the AIPT variant delivers tighter offset and drift for precision front-ends, while MCP6004-E/ST trades performance for broader availability and legacy footprint compatibility-neither matches the combined micropower, EMI resilience, and quad-channel shutdown of TSV6395AIPT.

Availability

TSV6395AIPT is available at Aetrix Electronics and suitable for battery-powered medical devices, portable instrumentation, and industrial sensor transmitters requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for TSV6395AIPT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, designing and manufacturing analog, MCU, power, and sensor solutions for industrial, automotive, and consumer markets.

The TSV639x series belongs to ST's precision analog portfolio, engineered specifically for ultra-low-power, high-accuracy signal conditioning in space-constrained, battery-operated systems where rail-to-rail operation and EMI robustness are mandatory.

FAQ

What is the minimum recommended supply voltage for reliable operation?

The TSV6395AIPT is fully specified and guaranteed functional from 1.5 V to 5.5 V. At 1.5 V, it maintains rail-to-rail input/output swing, 2 MHz GBP, and 60 µA supply current. Operation below 1.5 V risks undefined behavior including reduced CMRR, increased offset, and potential failure to enter or exit shutdown mode correctly.

Can TSV6395AIPT drive capacitive loads directly?

TSV6395AIPT is not unity-gain stable and exhibits peaking or oscillation with >20 pF capacitive loads in low-gain configurations. For driving cables or ADC input capacitance, use a series resistor (≥200 Ω) between output and load, or select the unity-gain-stable TSV63x family (880 kHz GBP) when CL exceeds 100 pF.

How does the shutdown pin behave electrically?

The SHDN pin is CMOS-compatible: VIH ≥ 2 V (at V_CC = 5 V) enables all four amplifiers; VIL ≤ 0.8 V disables them. Input leakage is <10 pA, and the pin must never float-tie to V_CC− via pull-down or to V_CC+ via pull-up. Output goes high-impedance within 20 ns of falling edge.

Is TSV6395AIPT qualified for automotive applications?

TSV6395AIPT is specified for –40 °C to 125 °C operation and meets AEC-Q200 stress test requirements for passive components, but it is not officially AEC-Q100 qualified as an integrated circuit. For automotive ECUs, ST recommends the pin-compatible TSV6395AIPWR (AEC-Q100 Grade 2) with identical electrical specs and enhanced reliability screening.

TSV6395AIPT Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 16-TSSOP (0.173", 4.40mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Amplifier Type:: CMOS

Number of Circuits:: 4

Output Type:: Rail-to-Rail

Slew Rate:: 1.1V/µs

Gain Bandwidth Product:: 2.4 MHz

-3db Bandwidth:: -

Current - Input Bias:: 1 pA

Voltage - Input Offset:: 800 µV

Current - Supply:: 50µA

Current - Output / Channel:: 72 mA

Voltage - Supply Span (Min):: 1.5 V

Voltage - Supply Span (Max):: 5.5 V

Operating Temperature:: -40°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-TSSOP

TSV6395AIPT FAQ

1.How can I place an order for TSV6395AIPT through Aetrix?

Please submit a Request for Quotation (RFQ) for TSV6395AIPT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for TSV6395AIPT reliable?

The price and inventory of TSV6395AIPT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TSV6395AIPT is usually 5 days.

3.What payment methods are accepted for TSV6395AIPT?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TSV6395AIPT transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for TSV6395AIPT?

TSV6395AIPT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your TSV6395AIPT order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for TSV6395AIPT?

For technical support, including TSV6395AIPT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TSV6395AIPT requirements.

6.How does Aetrix verify that TSV6395AIPT is sourced from the original manufacturer or authorized distributors?

All TSV6395AIPT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TSV6395AIPT meets industry standards.

7.What is the process for return or replacement of TSV6395AIPT?

All TSV6395AIPT units undergo pre-shipment inspection (PSI). If there is an issue with TSV6395AIPT, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The TSV6395AIPT part is unused and in its original packaging.

Return procedure for TSV6395AIPT:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…