STMicroelectronics TSV774IYQ5T
- Part No.:
- TSV774IYQ5T
- Manufacturer:
- STMicroelectronics
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 16-VFQFN Exposed Pad
- Datasheet:
-
TSV774IYQ5T.pdf
- Description:
- HIGH BANDWIDTH (20 MHZ) LOW OFFS
- Quantity:
- Payment:

- Shipping:

Inventory:4,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TSV774IYQ5T from STMicroelectronics is a quad rail-to-rail input/output operational amplifier optimized for high-bandwidth precision signal conditioning in automotive and industrial systems. It delivers 20 MHz gain bandwidth, 13 V/µs slew rate, 50 µV typical input offset voltage, and operates from 2.0 V to 5.5 V single supply - enabling accurate amplification of low-amplitude sensor signals in current sensing and photodiode interfaces.
For engineers reviewing the TSV774IYQ5T datasheet, TSV774IYQ5T pinout, TSV774IYQ5T application, or TSV774IYQ5T equivalent, key selection criteria include its 4 kV HBM ESD rating, -40 °C to +125 °C extended temperature range, 7 nV/√Hz input voltage noise at 10 kHz, and verified stability with 47 pF capacitive load - critical for A/D converter input buffering and high-side current measurement circuits.
Technical Context
The TSV774IYQ5T employs a dual-input-stage architecture supporting rail-to-rail common-mode input range (VCC− −0.2 V to VCC+ +0.1 V), with optimal precision maintained between VCC− −0.1 V and VCC+ −1.8 V where CMRR exceeds 90 dB. Its unity-gain-stable design achieves 50° phase margin and 9 dB gain margin across supply voltages from 2.0 V to 5.5 V.
Each channel draws only 1.9 mA quiescent current at 25 °C and drives ±45 mA output current while maintaining rail-to-rail swing. The device features low 2 pA max input bias current and 7 µVpp integrated input noise (0.1–10 Hz), making it suitable for high-impedance photodiode and precision current-sense applications where bias-induced error must be minimized.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain Bandwidth Product | 20 MHz - enables stable closed-loop operation up to 100 kHz with gain ≥200, supporting fast-settling A/D buffer stages. |
| Input Offset Voltage | ±200 µV max - ensures ≤0.2% gain error in 1 V full-scale current-sense amplifiers without trimming. |
| Slew Rate | 13 V/µs - supports 1 V step response settling to 0.1% in ≤300 ns, critical for pulse-width modulated signal conditioning. |
| Supply Voltage Range | 2.0 V to 5.5 V - compatible with Li-ion, 3.3 V logic, and automotive 5 V domains without level-shifting. |
| Input Bias Current | 2 pA max - prevents >1 mV error across 1 GΩ photodiode sources at 25 °C. |
| Input Voltage Noise | 7 nV/√Hz at 10 kHz - preserves SNR in 10–100 kHz sensor signal chains (e.g., ultrasonic transducers). |
| ESD Rating | 4 kV HBM - meets IEC 61000-4-2 Level 3 for robustness in automotive PCB environments. |
| Operating Temperature | -40 °C to +125 °C - qualified per AEC-Q100 Grade 1 for under-hood and battery-management use cases. |
Pinout & Package
TSV774IYQ5T is packaged in QFN16 (3 × 3 mm, wettable flank), featuring an exposed thermal pad (pin 11 connected to VCC−) for enhanced thermal performance in space-constrained automotive modules.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | IN1+ | Non-inverting input for Channel 1 - accepts signals from VCC− −0.2 V to VCC+ +0.1 V. |
| 2 | VCC+ | Positive supply rail - decoupling capacitor required within 1 cm for stability at 20 MHz. |
| 3 | NC | No connect - must remain unconnected; not internally bonded. |
| 4 | IN2+ | Non-inverting input for Channel 2 - electrically isolated from Channel 1 inputs. |
| 5 | IN2− | Inverting input for Channel 2 - used with IN2+ for differential gain configurations. |
| 6 | OUT2 | Output for Channel 2 - rail-to-rail swing supports direct interface to SAR ADC reference buffers. |
| 7 | OUT3 | Output for Channel 3 - independently buffered; no crosstalk >120 dB at 1 kHz per datasheet. |
| 8 | IN3− | Inverting input for Channel 3 - shares same input stage topology as IN1−/IN2−/IN4−. |
| 9 | IN3+ | Non-inverting input for Channel 3 - matched offset and bias current to other channels. |
| 10 | NC | No connect - floating or grounded; no effect on operation. |
| 11 | VCC− | Negative supply rail - exposed thermal pad tied to this pin for θJA = 39 °C/W. |
| 12 | IN4+ | Non-inverting input for Channel 4 - supports simultaneous multi-channel sensor front-end designs. |
| 13 | IN4− | Inverting input for Channel 4 - enables independent instrumentation amp configuration per channel. |
| 14 | OUT4 | Output for Channel 4 - capable of sourcing/sinking 45 mA for driving LED bias or analog switches. |
| 15 | OUT1 | Output for Channel 1 - first output in pin sequence; routed separately to minimize inter-channel coupling. |
| 16 | IN1− | Inverting input for Channel 1 - paired with IN1+ for unity-gain stable transimpedance amplifiers. |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail input and output | Enables full dynamic range utilization with 2.0 V supply - eliminates need for level-shifting in low-voltage sensor nodes. |
| 20 MHz GBW with unity-gain stability | Permits direct use in active filters and high-speed comparators without external compensation networks. |
| 7 nV/√Hz input voltage noise @ 10 kHz | Preserves signal integrity in photodiode preamps where 10–100 kHz bandwidth dominates SNR. |
| 4 kV HBM ESD tolerance | Reduces need for external TVS diodes in automotive body control modules exposed to assembly ESD events. |
| Quad-channel layout with <120 dB crosstalk | Supports synchronized multi-signal acquisition (e.g., 3-phase motor current + temperature) on single IC. |
| Guaranteed operation down to 2.0 V | Allows direct integration with energy-harvesting power supplies (e.g., solar-powered telemetry sensors). |
Applications
| High-Bandwidth Current Sensing | Photodiode Signal Amplification |
|---|---|
|
Use Scenario: Real-time monitoring of bidirectional motor phase currents in 48 V mild-hybrid inverters. IC Role / Device Role / Timing Role: Quad-channel TSV774IYQ5T configures two channels as high-side current shunt amplifiers (gain = 50 V/V) and two as low-side references, all synchronized to PWM switching edges. Use Value: 20 MHz bandwidth captures current transients during 20 kHz IGBT switching; ±200 µV offset ensures <0.5% full-scale error across -40 °C to +125 °C. |
Use Scenario: Low-light optical detection in automotive rain/light sensors using silicon PIN photodiodes. IC Role / Device Role / Timing Role: Single channel configured as transimpedance amplifier (1 MΩ feedback) with 7 nV/√Hz noise floor preserving weak photocurrent signals. Use Value: 2 pA max input bias current avoids dark-current-induced baseline drift; rail-to-rail output drives 12-bit SAR ADC directly. |
| A/D Converter Input Buffering | Automotive Signal Conditioning |
|
Use Scenario: Anti-aliasing and drive-stage buffering for 1 MSPS 12-bit ADCs in battery management systems. IC Role / Device Role / Timing Role: One channel buffers cell voltage (0–5 V), another conditions thermistor voltage, third handles pack current, fourth reserved for fault monitoring. Use Value: 47 pF capacitive load stability eliminates external isolation resistors; 13 V/µs slew rate settles 1 V step in <300 ns to 0.1% - matching ADC aperture time. |
Use Scenario: Front-end signal conditioning for radar IF outputs and CAN FD transceiver monitoring in ADAS domain controllers. IC Role / Device Role / Timing Role: Channels isolate and amplify differential IF signals (70–120 MHz downconverted to baseband) while rejecting common-mode noise on vehicle harnesses. Use Value: 90+ dB CMRR at DC–100 kHz suppresses ignition noise; 4 kV HBM withstands ISO 10605 discharge events during service. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad precision op amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TSV794IYQ5T | 50 MHz GBW, 22 V/µs slew rate, 150 µV max Vio, 2.7–5.5 V supply | Better for >100 kHz closed-loop filters but higher supply voltage minimum limits 2.0 V energy-harvesting use. | Select when bandwidth >30 MHz is required and 2.7 V minimum supply is acceptable. |
| LMV324QDRQ1 | 1 MHz GBW, 1 V/µs slew rate, 3 mV max Vio, 2.7–5.5 V supply, automotive grade | Lower cost for DC–10 kHz applications but insufficient for photodiode or current-sense transient fidelity. | Select only for non-critical DC-coupled sensor interfaces where 20 MHz bandwidth is unnecessary. |
Compared with TSV774IYQ5T, TSV794IYQ5T trades lower supply flexibility for higher speed and accuracy, while LMV324QDRQ1 sacrifices bandwidth and offset for cost and legacy compatibility - making TSV774IYQ5T the optimal balance for 20 MHz precision signal chains in constrained 2.0–5.5 V automotive systems.
Availability
TSV774IYQ5T is available at Aetrix Electronics and suitable for automotive battery management, industrial current monitoring, and medical photodetector systems requiring stable component supply across extended temperature and voltage ranges.
Supply support for TSV774IYQ5T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and analog components for automotive, industrial, and consumer markets.
The TSV774 belongs to ST's high-precision, high-speed operational amplifier product line - engineered specifically for automotive-grade signal conditioning where accuracy, noise, and temperature stability are critical in safety-relevant subsystems.
FAQ
What is the maximum capacitive load the TSV774IYQ5T can drive without external compensation?
The TSV774IYQ5T is fully characterized and stable with up to 47 pF capacitive load in unity-gain configuration, as confirmed in DS13842 Rev 7. Driving larger loads (e.g., >100 pF) requires a series isolation resistor (10–33 Ω) between output and load to maintain phase margin above 47° and prevent ringing in step response.
How does the dual-input-stage architecture affect common-mode rejection at VCC+ − 0.5 V?
At VCC+ − 0.5 V, the TSV774IYQ5T operates near the transition point between input transistor pairs, where CMRR degrades to ~76 dB (min) per Table 7. For best precision, operation should be limited to the low-pair range (VCC− −0.1 V to VCC+ −1.8 V), where CMRR remains ≥90 dB across temperature.
Can unused channels be left floating, or do they require specific termination?
Unused channels must not be left floating: each must be configured as either a unity-gain buffer (IN+ tied to valid Vicm voltage, IN− to OUT) or open-loop comparator (IN+ and IN− held ≥100 mV apart). Floating inputs cause internal oscillation, increasing supply current by up to 3× and injecting noise into active channels.
Is the exposed thermal pad on the QFN16 package electrically functional or only for thermal conduction?
The exposed pad on the TSV774IYQ5T QFN16 is electrically connected to VCC− and must be soldered to a PCB copper pour tied to the system VCC− plane. This provides both thermal conduction (reducing θJA to 39 °C/W) and electrical grounding - leaving it unconnected degrades thermal performance and may cause instability.
TSV774IYQ5T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 16-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- Standard
- Number of Circuits:
- 4
- Output Type:
- Single Ended, Rail-to-Rail
- Slew Rate:
- 13V/µs
- Gain Bandwidth Product:
- 20 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 1 pA
- Voltage - Input Offset:
- 200 µV
- Current - Supply:
- 1.9mA (x4 Channels)
- Current - Output / Channel:
- 65 mA
- Voltage - Supply Span (Min):
- 2 V
- Voltage - Supply Span (Max):
- 5.5 V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount, Wettable Flank
- Supplier Device Package:
- 16-QFN (3x3)
TSV774IYQ5T FAQ
1.How can I place an order for TSV774IYQ5T through Aetrix?
Please submit a Request for Quotation (RFQ) for TSV774IYQ5T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TSV774IYQ5T reliable?
The price and inventory of TSV774IYQ5T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TSV774IYQ5T is usually 5 days.
3.What payment methods are accepted for TSV774IYQ5T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TSV774IYQ5T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TSV774IYQ5T?
TSV774IYQ5T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TSV774IYQ5T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TSV774IYQ5T?
For technical support, including TSV774IYQ5T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TSV774IYQ5T requirements.
6.How does Aetrix verify that TSV774IYQ5T is sourced from the original manufacturer or authorized distributors?
All TSV774IYQ5T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TSV774IYQ5T meets industry standards.
7.What is the process for return or replacement of TSV774IYQ5T?
All TSV774IYQ5T units undergo pre-shipment inspection (PSI). If there is an issue with TSV774IYQ5T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TSV774IYQ5T part is unused and in its original packaging.
Return procedure for TSV774IYQ5T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TSV774IYQ5T Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

