STMicroelectronics TSV794IDT
- Part No.:
- TSV794IDT
- Manufacturer:
- STMicroelectronics
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
TSV794IDT.pdf
- Description:
- SO 14 .15 TO JEDEC MS-012
- Quantity:
- Payment:

- Shipping:

Inventory:987
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TSV794IDT from STMicroelectronics is a quad rail-to-rail input/output operational amplifier optimized for high-precision, high-bandwidth signal conditioning in automotive and industrial power management systems. It delivers 50 MHz gain bandwidth, 30 V/µs slew rate, 200 µV max input offset voltage, 1 pA typ. input bias current, and operates from 2.2 V to 5.5 V supply - enabling accurate low-side current sensing and photodiode transimpedance amplification in compact, thermally constrained designs.
For engineers reviewing the TSV794IDT datasheet, TSV794IDT pinout, TSV794IDT application, or TSV794IDT equivalent, this device supports demanding analog front-ends requiring simultaneous high speed, low noise (6.5 nV/√Hz @ 10 kHz), extended temperature operation (–40 °C to +125 °C), and stable unity-gain performance with up to 1 nF capacitive load.
Technical Context
The TSV794IDT integrates four independent, unity-gain-stable amplifiers with dual-input-stage rail-to-rail input architecture, enabling full common-mode range operation from VCC− −0.1 V to VCC+ +0.1 V. Its precision is anchored by ≤200 µV max input offset voltage and ±5 µV/°C drift over –40 °C to +125 °C.
Each channel features 30 V/µs slew rate and 50 MHz GBP with ≥53° phase margin into 10 kΩ || 22 pF, supporting fast settling (<1 µs) and robust A/D converter buffering. Input bias current remains at 1 pA typ. across temperature, minimizing error in high-impedance sensor interfaces like photodiodes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain Bandwidth Product | 50 MHz - enables stable closed-loop operation up to 5 MHz at gain = 10 without compensation. |
| Slew Rate | 30 V/µs - supports <100 ns 10%–90% rise time for 3 V output swing, critical for fast current-sense transient response. |
| Input Offset Voltage | ±200 µV max - ensures ≤0.2 mV error in 1 V full-scale measurement, vital for sub-milliohm shunt sensing. |
| Input Bias Current | 1 pA typ. - allows direct connection to photodiodes or megaohm-level sensor impedances without significant DC error. |
| Supply Voltage Range | 2.2 V to 5.5 V - compatible with Li-ion, 3.3 V logic, and automotive 5 V domains without level-shifting. |
| Input Voltage Noise | 6.5 nV/√Hz @ 10 kHz - preserves SNR in wideband transimpedance amplifiers handling >100 kHz optical signals. |
| Operating Temperature | –40 °C to +125 °C - qualified for under-hood automotive and industrial motor control environments. |
Pinout & Package
TSV794IDT is housed in a SO14 (Small Outline 14-pin) package with exposed pad for thermal enhancement. Pin mapping is validated per DS13480 Rev 7 (page 4/40).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | OUT1 | Output of Channel 1 - rail-to-rail capable, drives 10 kΩ load with <25 mV saturation drop at 125 °C. |
| 2 | IN1− | Inverting input of Channel 1 - differential input capacitance 6.3 pF; pairs with IN1+ for precision differential gain. |
| 3 | IN1+ | Non-inverting input of Channel 1 - common-mode range extends 0.1 V beyond rails; low 1 pA bias enables high-Z sources. |
| 4 | VCC+ | Positive supply terminal - accepts 2.2–5.5 V; decoupling capacitor required within 1 cm for stability. |
| 5 | IN2+ | Non-inverting input of Channel 2 - electrically isolated; identical specs to IN1+ for multi-channel synchronous sensing. |
| 6 | IN2− | Inverting input of Channel 2 - matched to IN1− for crosstalk <–126 dB at 1 kHz, preserving channel independence. |
| 7 | OUT2 | Output of Channel 2 - fully specified for 22 pF load; supports direct interface to SAR ADC sample-and-hold inputs. |
| 8 | OUT3 | Output of Channel 3 - same drive strength (60 mA sink/source) as OUT1/OUT2; enables triple-redundant monitoring. |
| 9 | IN3− | Inverting input of Channel 3 - shares VCC− reference; low 75 pA max bias at 125 °C maintains accuracy in hot environments. |
| 10 | IN3+ | Non-inverting input of Channel 3 - supports common-mode voltages up to VCC+ +0.1 V, enabling high-side sensing above supply. |
| 11 | VCC− | Negative supply terminal - connects to system ground or negative rail; exposed pad must be soldered to PCB ground plane. |
| 12 | IN4+ | Non-inverting input of Channel 4 - identical AC/DC specs; allows simultaneous processing of four independent sensor signals. |
| 13 | IN4− | Inverting input of Channel 4 - matched input capacitance (6.3 pF diff / 1.6 pF cm) minimizes phase mismatch in filter banks. |
| 14 | OUT4 | Output of Channel 4 - rail-to-rail swing supports 0–5 V ADC interfacing without external level shifters. |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail input and output | Enables full dynamic range utilization in single-supply 3.3 V systems - e.g., measuring 0–3.3 V battery voltage with no headroom loss. |
| 50 MHz GBP with unity-gain stability | Eliminates need for external compensation when used as buffer or gain-of-10 amplifier in current-sense feedback loops. |
| 1 pA typical input bias current | Reduces voltage error to <1 µV in 1 MΩ source impedance circuits - essential for photodiode and piezoelectric sensor interfaces. |
| 6.5 nV/√Hz input voltage noise @ 10 kHz | Preserves signal integrity in 100 kHz–1 MHz bandwidth applications such as solar MPPT voltage loop amplifiers. |
| Automotive-grade qualification | Meets AEC-Q100 Grade 1 (–40 °C to +125 °C), including 4 kV HBM ESD rating - suitable for engine control and ADAS power stages. |
Applications
| High-Side Current Sensing | Photodiode Transimpedance Amplifier |
|---|---|
|
Use Scenario: Monitoring battery charge/discharge current in automotive 48 V mild-hybrid systems using a high-side shunt resistor. IC Role / Device Role / Timing Role: Quad op-amp configured as four independent difference amplifiers, each measuring voltage across dedicated shunts for motor phase currents. Use Value: 200 µV max offset ensures <±0.5% full-scale error at 100 A with 100 µΩ shunt; rail-to-rail output directly interfaces 12-bit ADCs. |
Use Scenario: Converting photocurrent from UV-C sensing diodes in industrial flame detectors operating at 100 kHz modulation. IC Role / Device Role / Timing Role: Single channel configured as transimpedance amplifier with 100 kΩ feedback resistor and 1 pF compensation. Use Value: 30 V/µs slew rate supports 100 kHz square-wave photocurrent without distortion; 6.5 nV/√Hz noise maintains >70 dB SNR. |
| A/D Converter Input Buffer | Power Management in Solar Inverters |
|
Use Scenario: Driving SAR ADC inputs in industrial PLC analog input modules requiring 16-bit linearity and <1 µs acquisition time. IC Role / Device Role / Timing Role: Unity-gain buffer placed between anti-aliasing filter and ADC sample-and-hold, isolating back-end capacitance. Use Value: Stable with 1 nF load capacitance and 22 pF specified load; 50 MHz GBP ensures <0.01% gain error at 100 kHz input frequency. |
Use Scenario: Conditioning voltage and current feedback signals in string-level MPPT controllers for rooftop solar arrays. IC Role / Device Role / Timing Role: Dual channels used for simultaneous DC-link voltage scaling and panel current amplification before isolation stage. Use Value: 2.2 V min supply allows operation during low-light brownout; 125 °C rating supports enclosure mounting near power semiconductors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-bandwidth, low-offset op amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TSZ182 | Zero-drift architecture, 3 MHz GBP, 125 nV/√Hz noise, 3.3 V supply only | Better DC accuracy (50 nV offset), but insufficient bandwidth for >100 kHz current sensing | Select TSZ182 only when ultra-low drift dominates over speed - e.g., precision weigh scales, not real-time motor control. |
| TSB7192 | 36 V supply range, 20 MHz GBP, 2.5 mV max offset, 10 nA bias current | Supports high-voltage industrial sensors but lacks rail-to-rail input and 1 pA bias for photodiode use | Choose TSB7192 for 24 V PLC I/O conditioning where input common-mode exceeds 5 V, not for low-voltage precision sensing. |
Compared with TSZ182 and TSB7192, the TSV794IDT uniquely balances 50 MHz bandwidth, 200 µV offset, 1 pA bias, and rail-to-rail operation on 2.2–5.5 V supplies - making it the only option among the three qualified for simultaneous high-speed, high-accuracy, low-voltage sensor signal chains in automotive and solar applications.
Availability
TSV794IDT is available at Aetrix Electronics and suitable for automotive powertrain monitoring, industrial solar inverter feedback loops, and medical diagnostic equipment requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for TSV794IDT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and analog components for automotive, industrial, and consumer markets.
The TSV79x series belongs to ST's precision high-speed op-amp product line, engineered specifically for real-time current sensing, photodiode amplification, and ADC buffering in space-constrained, thermally aggressive environments.
FAQ
What is the maximum capacitive load the TSV794IDT can drive while maintaining stability?
The TSV794IDT is fully specified and stable with up to 1 nF capacitive load in unity-gain configuration, as confirmed in DS13480 Rev 7 (Section 5.1). It maintains ≥53° phase margin into 10 kΩ || 22 pF, and internal compensation eliminates need for external series resistance - simplifying layout in ADC buffer and filter applications.
Does the TSV794IDT require external compensation for unity-gain operation?
No - the TSV794IDT is unity-gain stable by design, with internal compensation ensuring stability across its full supply (2.2–5.5 V) and temperature (–40 °C to +125 °C) ranges. No external components are needed for gain ≥1 configurations, reducing BOM count and PCB area in current-sense and buffer circuits.
How does the dual-input-stage architecture affect common-mode rejection at high Vicm?
The TSV794IDT uses two complementary input pairs switching near VCC+ −1.4 V. CMRR degrades above this transition point (e.g., 73–94 dB at VCC+ vs. 95–116 dB at mid-rail), so optimal precision is achieved when Vicm stays below VCC+ −2 V - a constraint explicitly documented in Section 5.1 of DS13480.
Can unused op-amp channels in the TSV794IDT be left floating?
No - unused channels must be configured as unity-gain buffers (IN+ tied to known voltage within Vicm range) or comparators (with ≥100 mV input differential) to prevent oscillation and increased supply current. Leaving inputs or outputs unconnected risks instability that couples into active channels, per Section 5.4 of the datasheet.
TSV794IDT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- Standard
- Number of Circuits:
- 4
- Output Type:
- Rail-to-Rail
- Slew Rate:
- 30V/µs
- Gain Bandwidth Product:
- 50 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 1 pA
- Voltage - Input Offset:
- 200 µV
- Current - Supply:
- 5.5mA (x4 Channels)
- Current - Output / Channel:
- 70 mA
- Voltage - Supply Span (Min):
- 2.2 V
- Voltage - Supply Span (Max):
- 5.5 V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SO
TSV794IDT FAQ
1.How can I place an order for TSV794IDT through Aetrix?
Please submit a Request for Quotation (RFQ) for TSV794IDT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TSV794IDT reliable?
The price and inventory of TSV794IDT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TSV794IDT is usually 5 days.
3.What payment methods are accepted for TSV794IDT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TSV794IDT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TSV794IDT?
TSV794IDT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TSV794IDT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TSV794IDT?
For technical support, including TSV794IDT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TSV794IDT requirements.
6.How does Aetrix verify that TSV794IDT is sourced from the original manufacturer or authorized distributors?
All TSV794IDT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TSV794IDT meets industry standards.
7.What is the process for return or replacement of TSV794IDT?
All TSV794IDT units undergo pre-shipment inspection (PSI). If there is an issue with TSV794IDT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TSV794IDT part is unused and in its original packaging.
Return procedure for TSV794IDT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TSV794IDT Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

