STMicroelectronics TSV794IPT
- Part No.:
- TSV794IPT
- Manufacturer:
- STMicroelectronics
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TSV794IPT.pdf
- Description:
- TSSOP 14 BODY 4.4 PITCH 0.65
- Quantity:
- Payment:

- Shipping:

Inventory:2,635
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TSV794IPT from STMicroelectronics is a quad rail-to-rail input/output operational amplifier optimized for high-precision, high-bandwidth signal conditioning in automotive and industrial power management systems. It delivers 50 MHz gain bandwidth, 30 V/µs slew rate, 200 µV max input offset voltage, 1 pA typ. input bias current, and operates from 2.2 V to 5.5 V - enabling accurate low-side/high-side current sensing and photodiode transimpedance amplification.
For engineers reviewing the TSV794IPT datasheet, TSV794IPT pinout, TSV794IPT application, or TSV794IPT equivalent, this device supports demanding A/D converter input buffering, solar-power system monitoring, and automotive battery management where rail-to-rail operation, low noise (6.5 nV/√Hz @ 10 kHz), and extended temperature stability (–40 °C to +125 °C) are critical.
Technical Context
The TSV794 employs dual-input transistor pairs to achieve full rail-to-rail common-mode input range (VCC− − 0.1 V to VCC+ + 0.1 V), with precision optimized in the low-pair region (VCC− − 0.1 V to VCC+ − 2 V). Its unity-gain-stable architecture ensures stable operation with capacitive loads up to 1 nF and is fully characterized at 22 pF.
It features 53° phase margin at RL = 10 kΩ, 126 dB crosstalk suppression at 1 kHz, and EMI rejection ratio (EMIRR) validated from 400 MHz to 2.4 GHz - confirming robust RF immunity without external filtering. Input offset drift is limited to ±5 µV/°C over –40 °C to +125 °C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain Bandwidth Product | 50 MHz - enables stable closed-loop operation up to ~40 MHz with gain ≥1, suitable for fast current-sense loop compensation. |
| Slew Rate | 30 V/µs - supports clean 10-Vpp output swing at ≥3 MHz without slewing distortion in buffer or transimpedance configurations. |
| Input Offset Voltage | 200 µV max (–40 °C to +125 °C) - ensures ≤0.2% error in 100-mV full-scale current-sense signals without trimming. |
| Input Bias Current | 1 pA typ. - eliminates significant voltage error across high-impedance photodiode or sensor nodes (>1 GΩ). |
| Input Voltage Noise | 6.5 nV/√Hz @ 10 kHz - preserves SNR in wideband analog front-ends such as ADC drivers and optical receivers. |
| Supply Range | 2.2 V to 5.5 V - interoperates with Li-ion, 3.3 V logic, and automotive 5 V domains without level-shifting. |
| Operating Temperature | –40 °C to +125 °C - qualified for under-hood automotive and industrial motor-control environments. |
Pinout & Package
TSV794IPT is supplied in a 14-lead TSSOP package (4.4 mm × 5 mm, 0.65 mm pitch), thermally optimized for industrial and automotive PCB layouts with Rth-jA = 105 °C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | OUT1 | Output of Channel 1 - rail-to-rail capable, drives 10 kΩ load with <25 mV saturation drop at 125 °C. |
| 2 | IN1− | Inverting input of Channel 1 - matched to IN1+ for CMRR >90 dB across full temperature range. |
| 3 | IN1+ | Non-inverting input of Channel 1 - accepts common-mode voltages down to VCC− − 0.1 V for true single-supply operation. |
| 4 | VCC+ | Positive supply terminal - decoupling capacitor (100 nF) recommended within 2 mm for high-frequency stability. |
| 5 | IN2+ | Non-inverting input of Channel 2 - electrically isolated per channel; unused channels require proper biasing to prevent oscillation. |
| 6 | IN2− | Inverting input of Channel 2 - identical DC/AC specs to Channel 1; supports independent feedback networks. |
| 7 | OUT2 | Output of Channel 2 - shares same drive strength (60 mA sink/source) and noise performance as OUT1. |
| 8 | OUT3 | Output of Channel 3 - enables three-channel signal paths (e.g., multi-phase current sensing) without external op-amps. |
| 9 | IN3− | Inverting input of Channel 3 - pin-compatible routing with IN1−/IN2− simplifies layout reuse across channels. |
| 10 | IN3+ | Non-inverting input of Channel 3 - supports differential pair configuration with IN4± for matched gain stages. |
| 11 | VCC− | Negative supply terminal - connects to ground in single-supply use; must be low-impedance for PSRR >90 dB. |
| 12 | IN4+ | Non-inverting input of Channel 4 - allows simultaneous processing of four independent analog signals (e.g., battery cell monitoring). |
| 13 | IN4− | Inverting input of Channel 4 - fully specified for input capacitance (6.3 pF diff, 1.6 pF cm) to minimize phase shift in high-Z networks. |
| 14 | OUT4 | Output of Channel 4 - completes quad functionality; all outputs independently short-circuit protected per ST's internal design. |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail I/O | Enables full dynamic range utilization in 2.2 V–5.5 V single-supply systems - no headroom loss at input or output extremes. |
| 50 MHz GBP + 30 V/µs SR | Supports closed-loop bandwidth >10 MHz with gain = 5, meeting requirements for real-time motor current control and fast ADC sampling. |
| 1 pA input bias current | Eliminates >10 mV error across 10 MΩ feedback resistors used in photodiode transimpedance amplifiers. |
| 6.5 nV/√Hz input noise | Maintains ≥80 dB SNR at 10 kHz for 1 Vpp signals - critical for precision sensor interfaces and audio-grade signal chains. |
| Automotive grade option | Qualified per AEC-Q100 Grade 1 (–40 °C to +125 °C), including HBM ESD rating of 4 kV for harsh vehicle environments. |
Applications
| High-Side Current Sensing | Photodiode Transimpedance Amplifier |
|---|---|
Use Scenario: Monitoring battery pack voltage and current in EV BMS using shunt resistor placed between source and load. IC Role / Device Role / Timing Role: Quad amplifier configures two channels as high-side current sense buffers (gain = 20–100 V/V), one as reference buffer, one as comparator for overcurrent flag. Use Value: 200 µV max Vos ensures <0.5% measurement error at 100 mV shunt drop; rail-to-rail output drives SAR ADC directly. | Use Scenario: Converting photocurrent from UV/IR detection diodes in industrial safety sensors or medical pulse oximeters. IC Role / Device Role / Timing Role: Single channel configured as transimpedance amplifier with 10 MΩ–100 MΩ feedback resistor; remaining channels condition auxiliary signals. Use Value: 1 pA input bias current prevents >10 mV baseline shift; 6.5 nV/√Hz noise preserves weak-signal integrity at 10–100 kHz bandwidth. |
| A/D Converter Input Buffer | Automotive Power Management |
Use Scenario: Driving 16-bit SAR ADC inputs in solar microinverters or industrial PLC analog modules. IC Role / Device Role / Timing Role: One channel serves as unity-gain buffer with 22 pF load tolerance; others handle anti-aliasing, reference scaling, or fault monitoring. Use Value: 50 MHz GBP and 30 V/µs SR settle 16-bit codes in <500 ns; rail-to-rail output matches ADC input range without clipping. | Use Scenario: Real-time voltage/current monitoring in 12 V/48 V automotive subsystems (e.g., ADAS camera power rails, infotainment DC-DC outputs). IC Role / Device Role / Timing Role: All four channels process separate analog signals: battery voltage, load current, temperature, and enable status. Use Value: Extended –40 °C to +125 °C operation and AEC-Q100 qualification ensure reliability; low 5.5 mA/ch supply current minimizes thermal load. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-bandwidth, low-offset op amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TSZ182IDT | Zero-drift architecture, 3 MHz GBP, 1.8 V to 5.5 V supply, 12 µV max Vos, higher 1/f noise. | Better DC accuracy but insufficient bandwidth for >100 kHz current-loop feedback or fast ADC buffering. | Select when ultra-low drift dominates over speed - e.g., precision weigh scales or thermocouple amplifiers. |
| TSB7192IPT | 36 V supply range, 20 MHz GBP, 15 V/µs SR, 1.5 mV max Vos, higher quiescent current (1.2 mA/ch). | Supports high-voltage industrial sensors but lacks rail-to-rail input and has 3× higher offset error. | Choose for 24 V/36 V analog front-ends where input common-mode exceeds 5.5 V - not for low-voltage precision sensing. |
Compared with TSZ182IDT and TSB7192IPT, TSV794IPT uniquely balances 50 MHz bandwidth, 200 µV offset, rail-to-rail operation, and 2.2 V minimum supply - making it optimal for compact, battery-sensitive, high-speed analog signal chains where both AC fidelity and DC accuracy matter.
Availability
TSV794IPT is available at Aetrix Electronics and suitable for automotive battery management systems, solar microinverter monitoring, industrial PLC analog I/O modules, and medical optical sensor interfaces requiring stable component supply across extended temperature and voltage ranges.
Supply support for TSV794IPT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, MCU, power, and sensor solutions for automotive, industrial, and consumer markets.
The TSV79x series belongs to ST's precision high-speed op amp product line, engineered specifically for accurate, wideband signal conditioning in space-constrained, low-voltage, and thermally demanding applications - especially current sensing and sensor interface circuits.
FAQ
What is the maximum capacitive load the TSV794IPT can drive while maintaining stability?
TSV794IPT is fully specified and stable with 22 pF load and typically supports up to 1 nF without external compensation. Stability is verified via 53° phase margin at RL = 10 kΩ and confirmed in Figures 27–28 of DS13480 Rev 7. For loads >100 pF, a small series resistor (10–50 Ω) at the output is recommended to isolate capacitance.
How should unused op amp channels be terminated to prevent oscillation?
Unused channels must be configured either as unity-gain buffers (IN+ tied to mid-supply, IN− to OUT) or comparators (IN+ and IN− biased ≥100 mV apart). Leaving inputs floating or shorted causes internal oscillation, increasing supply current and degrading performance of active channels - per Section 5.4 of DS13480.
Does TSV794IPT support true rail-to-rail input at 2.2 V supply?
Yes - the input common-mode range extends from VCC− − 0.1 V to VCC+ + 0.1 V across the full 2.2 V–5.5 V supply range and –40 °C to +125 °C temperature range. At 2.2 V, this means usable input down to –0.1 V and up to +2.3 V, enabling direct interfacing with sensors operating near ground or supply rails.
What is the typical EMI rejection performance of TSV794IPT?
TSV794IPT demonstrates measured EMIRR >70 dB from 400 MHz to 2.4 GHz on both inputs and output (Figure 46, DS13480 Rev 7), achieved via internal RF filtering and layout hardening. Adding 1–10 pF capacitors to IN+, IN−, and VCC pins further improves immunity - particularly effective in automotive RF-dense environments.
TSV794IPT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- Standard
- Number of Circuits:
- 4
- Output Type:
- Rail-to-Rail
- Slew Rate:
- 30V/µs
- Gain Bandwidth Product:
- 50 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 1 pA
- Voltage - Input Offset:
- 200 µV
- Current - Supply:
- 5.5mA (x4 Channels)
- Current - Output / Channel:
- 70 mA
- Voltage - Supply Span (Min):
- 2.2 V
- Voltage - Supply Span (Max):
- 5.5 V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-TSSOP
TSV794IPT FAQ
1.How can I place an order for TSV794IPT through Aetrix?
Please submit a Request for Quotation (RFQ) for TSV794IPT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TSV794IPT reliable?
The price and inventory of TSV794IPT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TSV794IPT is usually 5 days.
3.What payment methods are accepted for TSV794IPT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TSV794IPT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TSV794IPT?
TSV794IPT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TSV794IPT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TSV794IPT?
For technical support, including TSV794IPT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TSV794IPT requirements.
6.How does Aetrix verify that TSV794IPT is sourced from the original manufacturer or authorized distributors?
All TSV794IPT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TSV794IPT meets industry standards.
7.What is the process for return or replacement of TSV794IPT?
All TSV794IPT units undergo pre-shipment inspection (PSI). If there is an issue with TSV794IPT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TSV794IPT part is unused and in its original packaging.
Return procedure for TSV794IPT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TSV794IPT Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

