Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Linear > Instrumentation, Op Amps, Buffer Amps

STMicroelectronics TSX561AIYLT

Name: TSX561AIYLT
Brand: STMicroelectronics
SKU: TSX561AIYLT
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: TSX561AIYLT

Manufacturer:: STMicroelectronics

Category:: Instrumentation, Op Amps, Buffer Amps

Package:: SC-74A, SOT-753

Datasheet:: TSX561AIYLT.pdf

Description:: IC OPAMP GP 1 CIRCUIT SOT23-5

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:5,486

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

TSX561AIYLT from STMicroelectronics is a single-channel, micropower, rail-to-rail input CMOS operational amplifier optimized for high-impedance sensor interfaces and automotive signal conditioning. It delivers 900 kHz gain bandwidth at 235 µA supply current (5 V), 600 µV max input offset voltage (25 °C), 1 pA typical input bias current, and operates across –40 to +125 °C with 3–16 V supply range.

For engineers reviewing the TSX561AIYLT datasheet, TSX561AIYLT pinout, TSX561AIYLT application, or TSX561AIYLT equivalent, this device is selected for precision low-power analog front-ends where input bias current, offset stability over temperature, ESD robustness (4 kV HBM), and wide supply tolerance are critical design constraints.

Technical Context

The TSX561AIYLT employs complementary PMOS/NMOS input differential pairs enabling rail-to-rail input operation from (V_CC–) – 0.1 V to (V_CC+) + 0.1 V, with performance optimized in the (V_CC–) – 0.1 V to (V_CC+) – 1.5 V range. Its 900 kHz GBP and 1.1 V/µs slew rate support stable unity-gain follower and active filter configurations up to ~100 kHz.

It features 80 dB min CMRR (V_IC = –0.1 V to V_CC – 1.5 V), 76 dB min PSRR (3–16 V), and 15 µV_PP low-frequency input noise (0.1–10 Hz), making it suitable for DC-coupled instrumentation where long-term offset drift (2–12 µV/°C) and aging effects (1.6 nV/√month at 16 V) must be modeled.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	3 V to 16 V - supports direct interface with 3.3 V, 5 V, and 12 V industrial/automotive rails without level-shifting.
Gain Bandwidth Product	900 kHz typ. at 16 V - enables stable closed-loop gain ≥10 up to ~90 kHz with adequate phase margin (55°).
Input Offset Voltage	600 µV max at 25 °C - ensures ≤0.6 mV initial error in 1 V full-scale sensor output paths.
Input Bias Current	1 pA typ. - preserves signal integrity in >1 GΩ source impedance networks (e.g., piezoelectric sensors, pH electrodes).
Common-Mode Input Range	(V_CC–) – 0.1 V to (V_CC+) + 0.1 V - allows direct sensing of signals near supply rails without external attenuation.
ESD Robustness	4 kV HBM - reduces risk of field failure in unshielded automotive cabin or industrial I/O modules.
Operating Temperature	–40 °C to +125 °C - qualified for under-hood automotive ECUs and industrial motor control feedback loops.

Pinout & Package

SOT23-5 package: ultra-compact 2.9 mm × 1.6 mm × 1.1 mm surface-mount outline with exposed pad for thermal dissipation (R_thJA = 250 °C/W). Compatible with standard pick-and-place and reflow processes.

Pin/Terminal	Circuit Role	Design Meaning
1 (IN–)	Inverting input	High-impedance node accepting feedback or differential inputs; rail-to-rail capable with <1 pA leakage.
2 (IN+)	Non-inverting input	High-impedance node for reference or sensor signal; same rail-to-rail range as IN–.
3 (V–)	Negative supply	Ground or negative rail connection; supports single-supply (0 V) or dual-supply (±V) operation.
4 (OUT)	Amplifier output	Capable of sourcing/sinking ≥9 mA (5 V) or ≥30 mA (16 V); drives 10 kΩ loads with <100 mV saturation.
5 (V+)	Positive supply	Accepts 3–16 V; internal regulation ensures stable biasing across full voltage and temperature range.

Key Features

Feature	Design Value
Rail-to-rail input stage	Enables direct interfacing with sensors operating at 0 V or V_CC, eliminating level-shifting circuitry and associated errors.
1 pA input bias current	Maintains accuracy in high-Z transducer circuits (e.g., photodiode amps, strain gauge bridges) without guard traces or bias compensation.
600 µV max V_IO (25 °C)	Reduces calibration burden in factory-trimmed systems; supports <0.1% FSR error budgets in 12-bit ADC front-ends.
250 µA supply current at 16 V	Permits continuous operation in battery-powered telematics modules with multi-year runtime on coin cells or small Li-ion packs.
Automotive qualification	Meets AEC-Q100 Grade 1 requirements, enabling use in engine control, ADAS sensor fusion, and body electronics without derating.

Applications

Automotive Cabin Sensors

Medical Patient Monitoring

Use Scenario: Signal conditioning for capacitive humidity and temperature sensors in HVAC control modules.

IC Role / Device Role / Timing Role: Precision buffer and gain stage converting high-impedance sensor output to ADC input while rejecting common-mode noise from 12 V power bus.

Use Value: 1 pA input bias prevents sensor loading; 4 kV HBM withstands ESD events during assembly and service; –40 to +125 °C rating covers full vehicle operating envelope.

Use Scenario: Low-noise amplification of ECG electrode signals in portable patient monitors.

IC Role / Device Role / Timing Role: First-stage instrumentation amplifier with rail-to-rail input capturing sub-mV biopotentials referenced to patient ground.

Use Value: 15 µV_PP 0.1–10 Hz noise ensures clean baseline; 600 µV max V_IO minimizes DC drift in analog lead-off detection circuits.

Industrial Pressure Transducers

Smart Building Environmental Nodes

Use Scenario: Amplifying mV-level outputs from silicon piezoresistive pressure sensors in pump controllers.

IC Role / Device Role / Timing Role: High-Z buffer isolating sensor bridge from PCB trace capacitance and driving 10 kΩ ADC input with minimal gain error.

Use Value: 900 kHz GBP supports fast step response for dynamic pressure events; 235 µA quiescent current enables always-on monitoring in energy-constrained IIoT nodes.

Use Scenario: Signal conditioning for CO₂ NDIR sensors and VOC metal-oxide detectors in wireless air quality sensors.

IC Role / Device Role / Timing Role: Low-power transimpedance amplifier converting photocurrent to voltage while rejecting ambient light interference.

Use Value: 1 pA input bias avoids signal corruption from high-resistance detector elements; SOT23-5 footprint saves board space in compact sensor housings.

Equivalent & Alternatives

The following parts are listed as comparable options for similar micropower, rail-to-rail input op-amp applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TSX561IYLT	1 mV max V_IO (25 °C) vs. 600 µV - higher initial offset but identical power, bandwidth, and package.	Acceptable where system calibration compensates offset; not suitable for uncalibrated medical or high-precision sensor paths.	Select when cost sensitivity outweighs need for enhanced offset spec; shares same footprint and layout.
MCP6001T-E/OT	1 µA max I_IB (vs. 1 pA), 1 MHz GBP, 650 µV max V_IO; wider temp range (–40 to +125 °C) but no automotive qualification.	Lacks AEC-Q100 compliance and ESD robustness (2 kV HBM); unsuitable for automotive under-hood deployment.	Use only in commercial-grade consumer or industrial applications where 1 pA bias is noncritical and automotive reliability is not required.

Compared with TSX561IYLT, the TSX561AIYLT provides tighter offset control essential for calibrated sensor systems, while MCP6001T-E/OT trades bias current and ESD performance for broader vendor availability - making TSX561AIYLT the sole choice for AEC-Q100-compliant, high-Z automotive signal chains.

Availability

TSX561AIYLT is available at Aetrix Electronics and suitable for automotive cabin sensors, medical patient monitoring devices, and industrial pressure transducer modules requiring stable component supply across extended temperature and voltage ranges.

Supply support for TSX561AIYLT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in automotive, industrial, and power management ICs with strong analog portfolio heritage.

The TSX56x series was designed specifically for precision, low-power signal conditioning in harsh environments - targeting automotive sensor interfaces, industrial process control, and portable medical instrumentation where rail-to-rail input, microamp quiescent current, and AEC-Q100 compliance are mandatory.

FAQ

What is the maximum capacitive load the TSX561AIYLT can drive stably?

The TSX561AIYLT maintains ≥45° phase margin with up to 100 pF capacitive load at 12 V supply, per Figure 13 in the datasheet. For loads >100 pF, a series resistor (≥100 Ω) between output and capacitor is required to ensure stability in unity-gain follower configurations.

Does the TSX561AIYLT support true rail-to-rail output swing?

No - the TSX561AIYLT features rail-to-rail *input* only. Output swing is limited to within ~70 mV of each rail (V_OH/V_OL = 70 mV max at 25 °C), as specified in Tables 4–6. This is sufficient for driving 10 kΩ loads into ADC references but not for direct LED or MOSFET gate drive.

How does the input offset voltage drift behave beyond 125 °C?

The datasheet specifies guaranteed performance only from –40 to +125 °C. Operation above 125 °C is outside absolute maximum ratings (T_j ≤ 150 °C), and V_IO drift is not characterized. Extended high-temperature use requires derating and validation per JEDEC JESD22-A108.

Can the TSX561AIYLT be used in single-supply 3.3 V systems with input signals near ground?

Yes - its rail-to-rail input extends to (V_CC–) – 0.1 V, allowing direct sensing of signals down to –0.1 V relative to ground. At 3.3 V supply, inputs from –0.1 V to +3.4 V are fully supported, with optimal performance maintained from –0.1 V to +1.8 V (V_CC – 1.5 V).

TSX561AIYLT Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: SC-74A, SOT-753

Packaging:: Tape & Reel (TR)

Product Status:: Active

Amplifier Type:: General Purpose

Number of Circuits:: 1

Output Type:: -

Slew Rate:: 1.1V/µs

Gain Bandwidth Product:: 900 kHz

-3db Bandwidth:: -

Current - Input Bias:: 100 pA

Voltage - Input Offset:: 600 µV

Current - Supply:: 360µA

Current - Output / Channel:: 92 mA

Voltage - Supply Span (Min):: 3 V

Voltage - Supply Span (Max):: 16 V

Operating Temperature:: -40°C ~ 125°C

Grade:: Automotive

Qualification:: AEC-Q100

Mounting Type:: Surface Mount

Supplier Device Package:: SOT-23-5

TSX561AIYLT FAQ

1.How can I place an order for TSX561AIYLT through Aetrix?

Please submit a Request for Quotation (RFQ) for TSX561AIYLT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for TSX561AIYLT reliable?

The price and inventory of TSX561AIYLT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TSX561AIYLT is usually 5 days.

3.What payment methods are accepted for TSX561AIYLT?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TSX561AIYLT transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for TSX561AIYLT?

TSX561AIYLT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your TSX561AIYLT order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for TSX561AIYLT?

For technical support, including TSX561AIYLT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TSX561AIYLT requirements.

6.How does Aetrix verify that TSX561AIYLT is sourced from the original manufacturer or authorized distributors?

All TSX561AIYLT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TSX561AIYLT meets industry standards.

7.What is the process for return or replacement of TSX561AIYLT?

All TSX561AIYLT units undergo pre-shipment inspection (PSI). If there is an issue with TSX561AIYLT, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The TSX561AIYLT part is unused and in its original packaging.

Return procedure for TSX561AIYLT:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…