Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Linear > Instrumentation, Op Amps, Buffer Amps

STMicroelectronics TSX564AIPT

Name: TSX564AIPT
Brand: STMicroelectronics
SKU: TSX564AIPT
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: TSX564AIPT

Manufacturer:: STMicroelectronics

Category:: Instrumentation, Op Amps, Buffer Amps

Package:: 14-TSSOP (0.173", 4.40mm Width)

Datasheet:: TSX564AIPT.pdf

Description:: IC CMOS 4 CIRCUIT 14TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,109

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

TSX564AIPT from STMicroelectronics is a quad-channel, rail-to-rail input micropower CMOS operational amplifier optimized for high-impedance sensor interfaces and automotive signal conditioning. It delivers 900 kHz gain bandwidth at 250 µA per channel (16 V), 600 µV max input offset voltage (enhanced "A" version), 1 pA typical input bias current, and operates across –40 °C to 125 °C.

For engineers reviewing the TSX564AIPT datasheet, TSX564AIPT pinout, TSX564AIPT application, or TSX564AIPT equivalent, this page provides verified electrical specifications, TSSOP14 package details, real-world use cases in medical instrumentation and industrial filtering, and validated alternative options for design continuity.

Technical Context

The TSX564AIPT uses complementary PMOS/NMOS input stages enabling rail-to-rail input common-mode range from (V_CC–) – 0.1 V to (V_CC+) + 0.1 V, with optimal performance maintained up to (V_CC+) – 1.5 V. Its 900 kHz GBP and 1.1 V/µs slew rate support stable active filtering up to ~100 kHz under 10 kΩ/100 pF load conditions.

It features 84 dB CMRR (typ. at 5 V), 95 dB PSRR (typ. at 16 V), and 4 kV HBM ESD tolerance - all guaranteed over full automotive temperature range. Input offset drift is limited to 12 µV/°C max, and long-term drift is specified at 1.6 nV/√month (25 °C, 16 V).

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	3 V to 16 V - supports direct interface with 3.3 V, 5 V, and 12 V industrial rails without level-shifting.
Gain Bandwidth Product	900 kHz typ. at 16 V - enables stable unity-gain buffers and 2nd-order filters up to ~100 kHz with phase margin ≥55°.
Input Offset Voltage	600 µV max at 25 °C (TSX564A) - reduces DC error in precision sensor front-ends (e.g., strain gauge, thermopile).
Input Bias Current	1 pA typ. - preserves signal integrity when amplifying from >1 GΩ sources (e.g., pH electrodes, piezoelectric sensors).
Common-Mode Range	(V_CC–) – 0.1 V to (V_CC+) + 0.1 V - allows direct sensing of signals near supply rails without external bias networks.
Operating Temperature	–40 °C to 125 °C - qualified for under-hood automotive and industrial control environments.
ESD Tolerance	4 kV HBM - enhances robustness in assembly and field-deployed systems with minimal external protection.

Pinout & Package

TSSOP14 package: 4.4 mm × 5.0 mm body, 0.65 mm pitch, 14-pin thin shrink small outline package with exposed thermal pad (not electrically connected). RoHS-compliant, ECOPACK®2 certified.

Pin/Terminal	Circuit Role	Design Meaning
1	Inverting input (Ch1)	Accepts differential signal input; high-impedance node requiring guard ring layout for <1 pA leakage.
2	Non-inverting input (Ch1)	Reference point for Ch1; rail-to-rail capable - usable down to V_CC– – 0.1 V.
3	Output (Ch1)	Capable of sourcing/sinking ≥30 mA (16 V, 25 °C); drives 10 kΩ loads to within 70 mV of rails.
4	V_CC–	Ground reference for all channels; must be decoupled with 10 nF capacitor placed ≤2 mm from pin.
5	Non-inverting input (Ch2)	Independent high-Z input for Ch2; shares same CMR and offset specs as Ch1.
6	Inverting input (Ch2)	Differential pair input for Ch2; matched to Ch1 for dual-channel applications (e.g., instrumentation amps).
7	Output (Ch2)	Ch2 output stage identical to Ch1; no crosstalk observed in AC response up to 100 kHz.
8	Output (Ch3)	Third independent output; electrically isolated per channel - no shared internal nodes.
9	Inverting input (Ch3)	Ch3 inverting input; pinout symmetry enables compact PCB routing for multi-channel filter banks.
10	Non-inverting input (Ch3)	Ch3 non-inverting input; matches Ch1/Ch2 input characteristics for consistent system-level DC accuracy.
11	V_CC+	Positive supply for all four op-amps; requires local 10 nF decoupling to suppress 100 kHz+ switching noise.
12	Non-inverting input (Ch4)	Ch4 reference input; fully specified for rail-to-rail operation across full temperature range.
13	Inverting input (Ch4)	Ch4 differential input; matched input bias current ensures <100 pA inter-channel offset mismatch.
14	Output (Ch4)	Final channel output; maintains 1.1 V/µs slew rate and 900 kHz GBP even with 100 pF capacitive load.

Key Features

Feature	Design Value
Rail-to-rail input stage	Enables direct sensing of signals from 0.1 V below ground to 0.1 V above V_CC+, eliminating external level-shifters in battery-powered systems.
250 µA per channel quiescent current	Reduces total supply current to 1 mA for full quad operation at 16 V - critical for always-on automotive subsystems.
600 µV max input offset (A version)	Minimizes initial DC error in closed-loop transducer interfaces, reducing need for factory calibration in medical devices.
1 pA typical input bias current	Preserves signal fidelity from ultra-high-impedance sources (e.g., glass pH electrodes, MEMS microphones) without loading-induced drift.
Automotive qualification (-40 °C to 125 °C)	Guarantees parametric stability across engine bay thermal cycles - no derating required for AEC-Q100 Class 0 compliance.

Applications

Industrial Signal Conditioning

Medical Instrumentation

Use Scenario: Amplifying low-level outputs from RTD, thermocouple, or bridge-based pressure sensors in PLC analog input modules.

IC Role / Device Role / Timing Role: Quad-channel precision buffer and gain stage; each amplifier configured as unity-gain follower or non-inverting amplifier with 1–100 gain.

Use Value: 600 µV max V_IO and 12 µV/°C drift ensure <±0.1% full-scale error over –25 °C to 85 °C ambient without recalibration.

Use Scenario: Front-end amplification of ECG electrode signals in portable patient monitors.

IC Role / Device Role / Timing Role: First-stage instrumentation amplifier input buffer; rejects common-mode interference while preserving microvolt-level biopotentials.

Use Value: 1 pA input bias current prevents polarization voltage buildup on dry electrodes, maintaining baseline stability for >24-hour continuous monitoring.

Active Filtering

High-Impedance Sensor Interfaces

Use Scenario: 2nd-order Sallen-Key low-pass filtering (10 kHz cutoff) for motor current sensing in EV inverters.

IC Role / Device Role / Timing Role: Dual-opamp implementation of filter topology; one channel as integrator, second as summing amplifier.

Use Value: 900 kHz GBP and 55° phase margin ensure monotonic step response with <5% overshoot and <30 µs settling to 0.1%.

Use Scenario: Interfacing with silicon photomultipliers (SiPM) in radiation detection equipment.

IC Role / Device Role / Timing Role: Transimpedance amplifier (TIA) stage converting picoamp photocurrents into measurable voltage.

Use Value: Ultra-low input bias current avoids dark-current-induced baseline shift; 48 nV/√Hz input noise preserves single-photon resolution at 1 kHz.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad micropower rail-to-rail op-amp applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TSX564IPT	Standard version: 1 mV max V_IO (vs. 600 µV), otherwise identical specs and pinout.	Suitable where ±0.1% system accuracy is acceptable; lower cost for non-critical sensor paths.	Select TSX564IPT if offset-critical calibration is performed downstream or system budget constraints outweigh 0.4 mV V_IO benefit.
MCP6004-E/ST	Lower GBP (1 MHz), higher I_IB (100 pA typ.), wider V_CC range (1.8–6 V), no automotive temp rating.	Limited to 3.3 V/5 V consumer/industrial systems; unsuitable for 12 V automotive or high-temp industrial use.	Choose MCP6004-E/ST only for cost-sensitive, low-voltage (<6 V), non-automotive designs where 1 pA bias current is not required.

Compared with TSX564IPT, the TSX564AIPT offers tighter offset control essential for uncalibrated precision front-ends; versus MCP6004-E/ST, it provides superior high-voltage operation, temperature range, and input impedance - making it the sole choice for automotive-grade, high-Z sensor signal chains.

Availability

TSX564AIPT is available at Aetrix Electronics and suitable for industrial signal conditioning, medical instrumentation, active filtering, and high-impedance sensor interfaces requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for TSX564AIPT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, MCU, power, and sensor solutions for automotive, industrial, and consumer markets.

The TSX56x series belongs to ST's precision analog portfolio, engineered specifically for low-power, high-accuracy signal conditioning in harsh-environment applications - emphasizing rail-to-rail operation, micropower efficiency, and automotive reliability.

FAQ

What is the maximum capacitive load the TSX564AIPT can drive while maintaining stability?

The TSX564AIPT maintains ≥55° phase margin with up to 100 pF capacitive load at 12 V supply, as confirmed by Figure 13 in the datasheet. For loads >100 pF, a series resistor (≥100 Ω) between output and capacitance is required to prevent peaking or oscillation - especially critical in TIA configurations.

Does the TSX564AIPT support true rail-to-rail output swing?

No - the TSX564AIPT features rail-to-rail *input* only. Output swing is specified to within 70 mV of each rail (at 10 kΩ load, 25 °C), degrading to 100 mV over temperature. It does not achieve full V_CC– to V_CC+ output voltage range, unlike dedicated rail-to-rail output op-amps.

Can TSX564AIPT operate from a single 3.3 V supply with input signals near ground?

Yes - its input common-mode range extends to (V_CC–) – 0.1 V, allowing direct connection of signals as low as –0.1 V relative to ground on a 3.3 V single supply. Performance remains fully specified down to 3 V, including GBP (600 kHz min) and V_IO (600 µV max).

Is the TSSOP14 package of TSX564AIPT lead-free and RoHS compliant?

Yes - the TSX564AIPT in TSSOP14 packaging meets RoHS Directive 2011/65/EU and is manufactured under STMicroelectronics' ECOPACK®2 environmental program, with lead-free terminations and halogen-free molding compound certified per IEC 61249-2-21.

TSX564AIPT Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 14-TSSOP (0.173", 4.40mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Amplifier Type:: CMOS

Number of Circuits:: 4

Output Type:: Rail-to-Rail

Slew Rate:: 1.1V/µs

Gain Bandwidth Product:: 900 kHz

-3db Bandwidth:: -

Current - Input Bias:: 1 pA

Voltage - Input Offset:: 600 µV

Current - Supply:: 250µA

Current - Output / Channel:: 92 mA

Voltage - Supply Span (Min):: 3 V

Voltage - Supply Span (Max):: 16 V

Operating Temperature:: -40°C ~ 125°C

Grade:: Automotive

Qualification:: AEC-Q100

Mounting Type:: Surface Mount

Supplier Device Package:: 14-TSSOP

TSX564AIPT FAQ

1.How can I place an order for TSX564AIPT through Aetrix?

Please submit a Request for Quotation (RFQ) for TSX564AIPT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for TSX564AIPT reliable?

The price and inventory of TSX564AIPT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TSX564AIPT is usually 5 days.

3.What payment methods are accepted for TSX564AIPT?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TSX564AIPT transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for TSX564AIPT?

TSX564AIPT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your TSX564AIPT order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for TSX564AIPT?

For technical support, including TSX564AIPT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TSX564AIPT requirements.

6.How does Aetrix verify that TSX564AIPT is sourced from the original manufacturer or authorized distributors?

All TSX564AIPT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TSX564AIPT meets industry standards.

7.What is the process for return or replacement of TSX564AIPT?

All TSX564AIPT units undergo pre-shipment inspection (PSI). If there is an issue with TSX564AIPT, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The TSX564AIPT part is unused and in its original packaging.

Return procedure for TSX564AIPT:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…