Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Linear > Instrumentation, Op Amps, Buffer Amps

STMicroelectronics TSX922IYST

Name: TSX922IYST
Brand: STMicroelectronics
SKU: TSX922IYST
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: TSX922IYST

Manufacturer:: STMicroelectronics

Category:: Instrumentation, Op Amps, Buffer Amps

Package:: 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)

Datasheet:: TSX922IYST.pdf

Description:: IC CMOS 2 CIRCUIT 8MINISO

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:5,883

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

TSX922IYST from STMicroelectronics is a dual rail-to-rail input/output CMOS operational amplifier optimized for high-speed, low-distortion signal conditioning in automotive and industrial systems. It delivers 10 MHz gain bandwidth, 17.2 V/µs negative slew rate, and 0.0003 % THD+N at 1 kHz with 4 Vrms output - enabling precision active filtering and I/V conversion for 16-bit ADC front-ends operating from 4 V to 16 V supply.

For engineers reviewing the TSX922IYST datasheet, TSX922IYST pinout, TSX922IYST application, or TSX922IYST equivalent, this device supports design of rail-to-rail sensor interfaces, communications line drivers, and process control analog signal chains requiring extended temperature operation (–40 °C to 125 °C), ESD robustness (4 kV HBM), and stable unity-gain performance without external compensation.

Technical Context

The TSX922IYST employs a CMOS input stage with 10 pA typical input bias current and 1 TΩ input resistance, enabling high-impedance sensor interfacing without significant DC error. Its fully differential internal architecture achieves 85 dB CMRR and 85 dB PSRR across 4–16 V supply range, maintaining accuracy under varying rail conditions.

It features unity-gain stability with 55° phase margin at 16 V, supports capacitive loads up to 120 pF without oscillation, and exhibits low 8.58 µVpp 0.1–10 Hz input noise - critical for precision DC-coupled amplification in test equipment and closed-loop control systems.

Key Specifications

Parameter	Value and Actual Design Meaning
Gain Bandwidth Product	10 MHz at 16 V - enables stable closed-loop gain ≥10 at 1 MHz for wideband filter stages
Slew Rate (SR−)	17.2 V/µs at 16 V - supports full-scale 10 V step response in <200 ns for fast-settling I/V converters
THD+N	0.0003 % at 1 kHz, 4 Vrms out - preserves dynamic range in audio-grade and instrumentation signal paths
Input Offset Drift	15 µV/°C max - limits thermal drift to <1.2 mV over –40 °C to 125 °C ambient, critical for uncalibrated systems
ESD Rating	4 kV HBM - ensures robustness during PCB handling and system-level ESD events in automotive assembly
Rail-to-Rail I/O	Input common-mode range extends 0.1 V beyond rails; output swings within 50 mV of rails at 10 kΩ load - maximizes dynamic range in single-supply 5 V or 12 V systems
Supply Voltage Range	4 V to 16 V - compatible with 5 V logic rails, 12 V industrial buses, and battery-backed 9–16 V automotive domains

Pinout & Package

TSX922IYST is housed in an 8-pin MiniSO (SO8) package measuring 4.9 mm × 6.0 mm × 1.75 mm, with exposed pad for thermal enhancement and standard JEDEC SOIC footprint compatibility.

Pin	Circuit Role	Design Meaning
1	VCC+	Positive supply terminal - must be decoupled with 100 nF ceramic capacitor placed ≤2 mm from pin
2	IN−	Inverting input - high-impedance node; guard ring routing recommended for low-noise layouts
3	OUT1	Amplifier 1 output - capable of sourcing/sinking ≥50 mA at 16 V, enabling direct drive of 600 Ω lines
4	VCC−	Negative supply / ground reference - low-inductance return path essential for PSRR integrity
5	IN+	Non-inverting input - matched to IN− for optimal CMRR; avoid floating connections
6	OUT2	Amplifier 2 output - electrically isolated from OUT1; crosstalk < –120 dB at 100 kHz per datasheet Fig. 35
7	IN2−	Amplifier 2 inverting input - independent bias network; no shared current paths with Channel 1
8	IN2+	Amplifier 2 non-inverting input - identical AC/DC specs to IN+; supports dual-channel synchronous acquisition

Key Features

Feature	Design Value
Rail-to-rail input and output	Enables full utilization of 4–16 V supply range in single-supply configurations without level-shifting circuitry
10 MHz GBP with unity-gain stability	Eliminates need for external compensation components in gain-of-1 buffers and active filters
17.2 V/µs slew rate (negative)	Supports distortion-free amplification of 1 MHz sine waves at 10 Vpp output amplitude
8.58 µVpp 0.1–10 Hz input noise	Permits sub-16-bit ENOB in DC-coupled sensor interfaces without chopper stabilization
Automotive qualification (AEC-Q100 Grade 1)	Validated for operation from –40 °C to 125 °C junction temperature in engine control and ADAS modules

Applications

Communications Line Driver

Industrial Process Transmitter

Use Scenario: Driving 100 Ω differential twisted-pair lines in industrial Ethernet PHY interfaces with 3.3 V or 5 V supplies.

IC Role / Device Role / Timing Role: Dual op-amp configured as complementary line driver (Channel 1 = inverting, Channel 2 = non-inverting) with matched gain and phase.

Use Value: 17.2 V/µs slew rate ensures <1% settling error on 10 Vpp, 1 MHz signals; rail-to-rail output delivers full amplitude into 100 Ω loads without clipping.

Use Scenario: Converting 4–20 mA current loop signals to 0–10 V analog outputs in PLC analog I/O modules.

IC Role / Device Role / Timing Role: Precision I/V converter (R_shunt = 500 Ω) followed by rail-to-rail buffer driving ADC reference inputs.

Use Value: 10 pA input bias current prevents >5 µV error across 500 Ω shunt; 15 µV/°C drift limits total offset error to <1.2 mV over full industrial temperature range.

Automotive Cabin Sensor Interface

Test Equipment Active Filter

Use Scenario: Amplifying low-level piezoresistive pressure sensor outputs (±10 mV full scale) in HVAC and brake fluid monitoring systems.

IC Role / Device Role / Timing Role: Low-noise, high-CMRR instrumentation amplifier front-end (gain = 500) with ESD-hardened inputs.

Use Value: 4 kV HBM rating withstands ESD events during vehicle assembly; 8.58 µVpp 0.1–10 Hz noise preserves resolution of <100 µV sensor signals.

Use Scenario: Implementing 4th-order Butterworth anti-aliasing filters in portable oscilloscope front-ends operating from 9 V batteries.

IC Role / Device Role / Timing Role: Dual-channel Sallen-Key topology with matched GBP and phase response across both amplifiers.

Use Value: 10 MHz GBP supports filter cutoffs up to 1.5 MHz; 55° phase margin ensures monotonic step response without peaking or ringing.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual rail-to-rail op amp applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TSV912IDT	Lower supply range (2.7–5.5 V), 8 MHz GBP, 1.1 mA supply current - optimized for ultra-low-power 3.3 V systems	Not qualified for >85 °C ambient; unsuitable for under-hood automotive use	Select when power budget <2 mA per channel and supply is fixed at 3.3 V; avoid for 12 V battery systems
LMV722MMX/NOPB	Wider temp range (–40 °C to 125 °C), 10 MHz GBP, but 100 pA I_ib and 1.2 mV V_os - higher DC error than TSX922IYST	Lower ESD rating (2 kV HBM); requires external protection in harsh environments	Choose only if legacy LMV722 footprint compatibility is mandatory; expect ~0.5 mV additional offset error vs. TSX922IYST

Compared with TSV912IDT and LMV722MMX/NOPB, TSX922IYST uniquely combines 4–16 V operation, 10 pA I_ib, AEC-Q100 qualification, and 4 kV HBM in a MiniSO8 package - making it the only option for high-accuracy, high-voltage, automotive-grade dual op-amp applications without trade-offs in DC precision or ruggedness.

Availability

TSX922IYST is available at Aetrix Electronics and suitable for automotive cabin electronics, industrial process transmitters, and test equipment requiring stable component supply across extended temperature and voltage ranges.

Supply support for TSX922IYST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader specializing in automotive, industrial, and power management solutions, with over 45 years of analog IC innovation and AEC-Q100-compliant manufacturing.

The TSX92x family was designed specifically for high-fidelity, rail-to-rail signal conditioning in automotive and industrial control systems - emphasizing speed, precision, and ruggedness over ultra-low power consumption.

FAQ

What is the maximum capacitive load the TSX922IYST can drive without instability?

The TSX922IYST remains stable with capacitive loads up to 120 pF when configured in unity-gain buffer mode, as verified in Figure 21 of DS9502 Rev 5. For loads >47 pF, adding a 2–3 pF feedback capacitor (as shown in Figure 28) improves step response fidelity and reduces overshoot below 5 %.

Does TSX922IYST support true single-supply operation down to 4 V?

Yes - the TSX922IYST operates from 4 V to 16 V with rail-to-rail input common-mode range extending 0.1 V beyond both supply rails and output swing within 50 mV of each rail at 10 kΩ load. This enables accurate signal amplification in 5 V microcontroller-based systems without negative supply generation.

How does the input offset voltage drift behave over temperature for TSX922IYST?

TSX922IYST exhibits a maximum input offset voltage drift of 15 µV/°C (typical 2 µV/°C), resulting in ≤1.2 mV total drift across –40 °C to 125 °C. This is confirmed in Table 3–5 of DS9502 and Figure 6, where measured V_os variation stays within ±1.5 mV over the full range.

Is shutdown functionality available on TSX922IYST?

No - shutdown is only implemented on the TSX920 (single) and TSX923 (dual with 10-pin MiniSO10) variants. The TSX922IYST lacks a SHDN pin; its quiescent current is fixed at 2.8–3.6 mA per amplifier depending on supply voltage, as specified in Tables 3–5.

TSX922IYST Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Amplifier Type:: CMOS

Number of Circuits:: 2

Output Type:: Rail-to-Rail

Slew Rate:: 17V/µs

Gain Bandwidth Product:: 10 MHz

-3db Bandwidth:: -

Current - Input Bias:: 10 pA

Voltage - Input Offset:: 5 mV

Current - Supply:: 2.8mA (x2 Channels)

Current - Output / Channel:: 74 mA

Voltage - Supply Span (Min):: 4 V

Voltage - Supply Span (Max):: 16 V

Operating Temperature:: -40°C ~ 125°C

Grade:: Automotive

Qualification:: AEC-Q100

Mounting Type:: Surface Mount

Supplier Device Package:: 8-MiniSO

TSX922IYST FAQ

1.How can I place an order for TSX922IYST through Aetrix?

Please submit a Request for Quotation (RFQ) for TSX922IYST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for TSX922IYST reliable?

The price and inventory of TSX922IYST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TSX922IYST is usually 5 days.

3.What payment methods are accepted for TSX922IYST?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TSX922IYST transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for TSX922IYST?

TSX922IYST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your TSX922IYST order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for TSX922IYST?

For technical support, including TSX922IYST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TSX922IYST requirements.

6.How does Aetrix verify that TSX922IYST is sourced from the original manufacturer or authorized distributors?

All TSX922IYST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TSX922IYST meets industry standards.

7.What is the process for return or replacement of TSX922IYST?

All TSX922IYST units undergo pre-shipment inspection (PSI). If there is an issue with TSX922IYST, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The TSX922IYST part is unused and in its original packaging.

Return procedure for TSX922IYST:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…